











SERVICE MANUAL



DVD HOME CINEMA SYSTEM

CONTENTS

1. PRECAUTIONS	2
1-1 SAFETY PRECAUTIONS	3 3
2. REFERENCE INFORMATION	
2-1 Component Descriptions	5
2-1-2 DVD Processor Chip MTK1389GH	
2-1-1 DVD SONY HM-313 PUH	
2-1-3: FLASH MEMORY(CMOS 16M (2M _ 8/1M _ 16) BIT)	52-84
2-1-4 4 Banks x 1M x 16Bit Synchronous DRAM M12L64164A	85-130
3. PRODUCT SPECIFICATIONS	131
4. UPGRADING SYSTEM AND CHANGING THE REGION CODE	132
5. OPERATING INSTRUCTION	133
MAINTENANCE & TROUBLESHOOTING	133
6.PROBLEMS AND SOLUTIONS	134
8. BLOCK DIAGRAM	135
9. CIRCUIT DIAGRAMS AND WIRING DIAGRAM:	106 144


1. PRECAUTIONS

1-1 Safety Precautions

- 1) Before returning an instrument to the customer, always make a safety check of the entire instrument, including, but not limited to, the following items:
- (1) Be sure that no built-in protective devices are defective or have been defeated during servicing.
 - (1) Protective shields are provided to protect both the technician and the customer. Correctly replace all missing protective shields, including any remove for servicing convenience.
 - (2) When reinstalling the chassis and/or other assembly in the cabinet, be sure to put back in place all protective devices, including, but not limited to, nonmetallic control knobs, insulating fish papers, adjustment and compartment covers/shields, and isolation resistor/capacitor networks. Do not operate this instrument or permit it to be operated without all protective devices correctly installed and functioning.
- (2) Be sure that there are no cabinet opening through which adults or children might be able to insert their fingers and contact a hazardous voltage. Such openings include, but are not limited to, excessively wide cabinet ventilation slots, and an improperly fitted and/or incorrectly secured cabinet back cover.
- (3) Leakage Current Hot Check-With the instrument completely reassembled, plug the AC line cord directly into a 120V AC outlet. (Do not use an isolation transformer during this test.) Use a leakage current tester or a metering system that complies with American National Standards institute (ANSI) C101.1 Leakage.

Current for **Appliances** and underwriters Laboratories (UL) 1270 (40.7).With instrument's AC switch first in the ON position and then in the OFF position, measure from a known earth ground (metal water pipe, conduit, etc.) to all exposed metal parts of the instrument (antennas, handle brackets, metal cabinets, screwheads, metallic overlays, control shafts, etc.), especially and exposed metal parts that offer an electrical return path to the chassis.


Any current measured must not exceed 0.5mA. Reverse the instrument power cord plug in the outlet and repeat the test.



AC Leakage Test

Any measurements not within the limits specified herein indicate a potential shock hazard that must be eliminated before returning the instrument to the customer.

(4) Insulation Resistance Test Cold Check-(1) Unplug the power supply cord and connect a jumper wore between the two prongs of the plug. (2) Turn on the power switch of the instrument. (3) Measure the resistance with an ohmmeter between the jumpered AC plug and all exposed metallic cabinet parts on the instrument, such as screwheads, antenna, control shafts, handle brackets, etc. When an exposed metallic part has a return path to the chassis, the reading should be between 1 and 5.2 megohm. When there is no return path to the chassis, the reading must be infinite. If the reading is not within the limits specified, there is the possibility of a shock hazard, and the instrument must be re-pared and rechecked before it is returned to the customer.



Insulation Resistance Test

- 2) Read and comply with all caution and safety related notes non or inside the cabinet, or on the chassis.
- 3) Design Alteration Warning-Do not alter of add to the mechanical or electrical design of this instrument. Design alterations and additions, including but not limited to, circuit modifications and the addition of items such as auxiliary audio output connections, might alter the safety characteristics of this instrument and create a hazard to the user. Any design alterations or additions will make you, the service, responsible for personal injury or property damage resulting there from.
- 4) Observe original lead dress. Take extra care to assure correct lead dress in the following areas: (1) near sharp edges, (2) near thermally hot parts (be sure that leads and components do not touch thermally hot parts), (3) the AC supply, (4) high voltage, and (5) antenna wiring. Always inspect in all areas for pinched, out-of-place, or frayed wiring. Do not change spacing between a component and the printed-circuit board, Check the AC power cord for damage.

1-2 Servicing Precautions

CAUTION: Before servicing Instruments covered by this service manual and its supplements, read and follow the Safety Precautions section of this manual.

Note: If unforeseen circument create conflict between the following servicing precautions and any of the safety precautions, always follow the safety precautions. Remember; Safety First

1-2-1 General Serving Precautions

- a. Always unplug the instrument's AC power cord from the AC power source before (1) removing or reinstalling any component, circuit board, module or any other instrument assembly. (2) disconnecting any instrument electrical plug or other electrical connection. (3) connecting a test substitute in parallel with an electrolytic capacitor in the instrument.
 - b. Do not defeat any plug/socket B+ voltage interlocks with which instruments covered by this service manual might be equipped.
 - c. Do not apply AC power to this instrument and/or any of its electrical assemblies unless all solid-state device heat sinks are correctly installed.
 - d. Always connect a test instrument's ground lead to the instrument chassis ground before connecting the test instrument positive lead. Always remove the test instrument ground lead

- 5) Components, parts, and/or wiring that appear to have overheated or that are otherwise damaged should be replaced with components, parts and/or wiring that meet original specifications. Additionally determine the cause of overheating and/or damage and, if necessary, take corrective action to remove and potential safety hazard.
- 6) Product Safety Notice-Some electrical and mechanical parts have special safety-related characteristics which are often not evident from visual inspection, nor can the protection they give necessarily be obtained by replacing them with components rated for higher voltage, wattage, etc. Parts that have special safety characteristics are identified by shading, an () or a () on schematics and parts lists. Use of a substitute replacement that does not have the same safety characteristics as the recommended replacement part might created shock, fire and/or other hazards. Product safety is under review continuously and new instructions are issued whenever appropriate.

last.

Note: Refer to the Safety Precautions section ground lead last.

- (2) The service precautions are indicated or printed on the cabinet, chassis or components. When servicing, follow the printed or indicated service precautions and service materials.
- (3) The components used in the unit have a specified flame resistance and dielectric strength.

 When replacing components, use components which have the same ratings, by () or by () in the circuit diagram are important for safety or for the characteristics of the unit. Always replace them with the exact replacement components.
- (4) An insulation tube or tape is sometimes used and some components are raised above the printed wiring board for safety. The internal wiring is sometimes clamped to prevent contact with heating components. Install such elements as they were.
- (5) After servicing, always check that the removed screws, components, and wiring have been installed correctly and that the portion around the serviced part has not been damaged and so on. Further, check the insulation between the blades of the attachment plus and accessible conductive parts.

1-2-2 Insulation Checking Procedure

Disconnect the attachment plug from the AC outlet and turn the power ON. Connect the insulation resistance meter (500V) to the blades of the attachment plug. The insulation resistance between each blade of the

attachment plug and accessible conductive parts (see note) should be more than 1 Megohm.

Note: Accessible conductive parts include metal panels, input terminals, earphone jacks, etc.

1-3 ESD Precautions

Electrostatically Sensitive Devices (ESD)

Some semiconductor (solid static electricity) devices can be damaged easily by static electricity.

Such compo9nents commonly are called Electrostatically Sensitive Devices (ESD). Examples of typical ESD devices are integrated circuits and some field-effect transistors and semiconductor chip components. The following techniques of component damage caused by static electricity.

- (1) immediately before handling any semiconductor components or semiconductor-equipped assembly, drain off any electrostatic charge on your body by touching a known earth ground. Alternatively, obtain and wear a commercially available discharging wrist strap device, which should be removed for potential shock reasons prior to applying power to the unit under test.
- (2) after removing an electrical assembly equipped with ESD devices, place the assembly on a conductive surface such as aluminum foil, to prevent electrostatic charge buildup or exposure of the assembly.
- (3) Use only a grounded-tip soldering iron to solder or unsolder ESD device.
- (4) Use only an anti-static solder removal devices.

Some solder removal devices not classified as "anti-static" can generate electrical charges sufficient to damage ESD devices.

- (5) Do not use freon-propelled chemicals. These can generate electrical charges sufficient to damage ESD devices.
- (6) Do not remove a replacement ESD device from its protective package until immediately before you are ready to install it. (Most replacement ES devices are packaged with leads electrically shorted together by conductive foam, aluminum foil or comparable conductive materials).
- (7) Immediately before removing the protective materials from the leads of a replacement ES device touch the protective material to the chassis or circuit assembly into which the device will be installed.

CAUTION: Be sure no power is applied to the chassis or circuit, and observe all other safety precautions.

(8) Minimize bodily motions when handling unpackaged replacement ESD devices. (Otherwise harmless motion such as the brushing together of your clothes fabric or the lifting of your foot from a carpeted floor can generate static electricity sufficient to damage an ESD device).



Version 1.0


Specifications are subject to change without notice

MT1389GH

High Definition DVD Player SOC with HDMI™ Tx Approval Sheet

Revision History

Revised date	Contents of revision	Reason for revision	Page Remarks
2009 4 8	1 st Release	Initial Version	Ver 1.0
		Highor	
	diatexconflic	S.	
	digiek		
Me			





Contents of Specifications

No	Specifications	Page
	Revision History	1
	Contents of Specification	2
		1
1	<u>Applications</u>	3
2	<u>Type</u>	3
3	<u>Usage</u>	3
4	<u>Structure</u>	3
5	<u>Function</u>	4
6	<u>Pin Assignment</u>	23
7	Absolute Maximum Ratings	24
8	Recommend Operation Conditions	24
9	Electrical Characteristics	25
10	Marking on Devices	35
11	Package Description	35
12	Packing Description	37
13	Solder-Reflow Condition	42
14	Manual Solder Condition	44
15	Storage Condition	44
16	<u>Other</u>	44
	diatek	



1 Applications

This present specifications are applied to IC MT1389GH.

2 Type

MT1389GH

3 Usage

High Definition DVD Player SOC with HDMI[™] Tx

4 Structure

0.13um CMOS process, Silicon material, Monolithic IC, 176 pin LQFP, 2.3/1.2 Dual operation voltages.

¹ "HDMITM, the HDMITM logo and High-Definition Multimedia Interface are trademarks or registered trademark of HDMITM Licensing LLC."



5 Function

5-1 General Description

MediaTek MT1389GH is a cost-effective DVD system-on-chip (SOC) which incorporates advanced features like MPEG-4 video decoder, high quality TV encoder ,state-of-art de-interlace processing, and HDMI™ 1.3 compatible transmitter. The MT1389GH enables consumer electronics manufacturers to build high quality, USB2.0, MS/SD/MMC reader, feature-rich DVD players or any other home entertainment audio/video devices.

World-Leading Technology: Based on MediaTek's world-leading DVD player SOC architecture, the MT1389GH is the New generation of the DVD player SOC. It integrates the MediaTek 3rd generation ront-end digital RF amplifier and the Servo/MPEG AV decoder.

Enjoy the attractive video on digital TV: The most popular HDTV input format is HDMI™ interface and it provides up to 1080P high resolution video output and high quality audio output

Rich Feature for High Valued Product: To enrich the feature of DVD player, the MT1389GH equips a simplified MPEG-4 advanced simple profile (ASP) video decoder to fully support the DivX² Home Theater profile. It makes the MT1389GH-based DVD player be capable of playback MF/EC-4 content which become more and more popular.


Incredible Audio/Video Quality: The progressive scan of the MT1389GH utilized MediaTek's MDDi™ advanced motion-adaptive de-interlace algorithm to achieve the best movie/video playback. It also supports a patent-pending edge-preserving algorithm to remover the saw-tooth effect. The 148MHz/12-bit video DACs provide users a whole new viewing experience. It also supports a 3:2 pull down algorithm to give the best film effect. Built-in 6ch audio DACs and 2ch audio ADCs could give the variable function solutions.

High Performance Memory Storage Device: As the core of DVD players need more capability to support current multimedia contents. The MT1239GH provides the interface for the 3-in-1 card reader, which supports Memory-Stick, Secure Digital Memory Card, and MultiMediaCard, to connect with the mainstream digital camera FLASH cards. For the USB application, we adopt USB2.0 High speed specification to reach rich-contents transference. USB 2.0 High speed will support for high-speed devices. USB 2.0 High Speed is suitable for high-performance a vives such as high-density storage devices. In addition, USB 2.0 High Speed supports USB 1.0/1.1 devices affering impressive and even better compatibility to customers

_

² DivX is a trademark of DivXNetworks

³ USB High Speed: maximum 480Mbit/sec. USB Full Speed: maximum 12Mbit/sec.



DVD Player System Diagram

Key Features

RF/Servo/MPEG Integration

DivX Home Theater Level MPEG4 ASP Video decoder

Support DivX Ultra

High Performance Audio Processor

Progressive Scan

Internal 6CH Audio DAC

Internal 2CH Audio ADC

MDDi: Motion-Adaptive Pure Edge™ De-interlacing

148MHz/12-bit TV Encouer

USB2.0 High Speed (Host)

3-in-1 MS/SD/MMC reader

HDMI M1.3 Tx with CEC support

USB2.0 High Speed (Host)

Applications

Sundard DVD Players

5-2 Key Features

- RF/Servo/MPEG Integration
- Embedded 6ch Audio DAC
- Embedded 2ch Audio ADC for Karacka
- High Performance Audio Processor
- High Performance Progressive Video Processor
- HDMI[™]1.3 Tx with CFC support
- MDDi: Motion-Adaptive, Pure EdgeTM De-interlacing
- High Quality 1 8MHz/12-bit TV Encoder
- Scapert DivX Ultra
- USB 2.0 High-Speed



5-3 General Feature lists

Super Integration DVD player single chip

- High performance analog RF amplifier
- Servo controller and data channel processing
- MPEG-1/MPEG-2/JPEG video
- Dolby AC-3/DTS Decoder
- Unified memory architecture
- Versatile video scaling & quality enhancement
- OSD & Sub-picture
- Built-in clock generator
- Built-in progressive video processor
- HDMI[™]1.3 Tx with CEC support
- MDDi: Motion-Adaptive, Pure Edge[™] De-interlacing
- Built-in High Quality 148MHz/12-bit TV Encoder
- Audio effect post-processor
- Built-in 5.1-ch Audio DAC
- Built-in 2-ch Audio ADC for Karaoke
- USB 2.0 High-Speed
- MS/SD/MMC 3-in-1 card reader
- Build-in DIR for Home Theater

■ Speed Performance on Servo/Channel Decoding

- DVD-ROM up to 4XS
- CD-ROM up to 24XS

■ Channel Data Processor

- Digital data slicer for small jitter capability
- Built-in high performance data PLL for channel data demodulation
- EFM/EFM+ data demodulation
- Enhanced channel data frame sync protection & DVD-ROM sector sync protection

■ Servo Control and Spindle Mour Control

- Programmable frequency error gain and phase error gain of spindle PLL to control spindle motor on CLV and CAV mode
- Built-in ADCs and DACs for digital servo control
- Provide 2 Jeneral PWM
- Tray control can be PWM output or digital output

■ Embedded Micro controller

- Built-in 8032 micro controller
- Built-in internal 373 and 8-bit programmable lower address port
- 1024-bytes on-chip RAM
- Up to 2M bytes FLASH-programming interface
- Supports 5/3.3-Volt. FLASH interface
- Supports power-down mode
- Supports additional serial port

■ DVD-ROM/CD-ROM Decoding Logic

- High-speed ECC logic capable of correcting one error per each P-codeword or Q-codeword
- Automatic sector Mode and Form detection
- Automatic sector Header verification
- Decoder Error Notification Interrupt that signals various decoder errors
- Provide error correction acceleration

■ Buffer Memory Controller

- Supports 16Mb/32Mb/6 4Mb/1 28Mb SDRAM
- Supports 16-bit SDPAM data bus
- Provides the self-efresh mode SDRAM
- Block-based sector addressing

■ Video Decous

- Deccres MPEG1 video and MPEG2 main level, main profile video (720/480 and 720x576)
- Necodes MPEG-4 Advanced Simple Profile
- Support DivX 3.11/4.x/5.x Home Theater Profile
- Support DivX Ultra
- Smooth digest view function with I, P and B picture decoding
- Baseline, extended-sequential and progressive JPEG image decoding
- Support CD-G titles

Video/OSD/SPU/HLI Processor

- Arbitrary ratio vertical/horizontal scaling of video, from 0.25X to 256X
- 65535/256/16/4/2-color bitmap format OSD,
- 256/16 color RLC format OSD
- Automatic scrolling of OSD image
- Support 480i/480p/576i/576p Display
- Support 720p/1080i Display
- Support 1080p Display
- Simultaneous HD/SD output

■ 2-D Graphic Engine

- Support decode Text and Bitmap
- Support line, rectangle, and gradient fill
- Support bitblt
- Chroma key copy operation



■ Audio Effect Processing

- Dolby Digital (AC-3) decoding
- DTS decoding
- MPEG-1 layer 1/layer 2 audio decoding
- High Definition Compatible Digital (HDCD)
- Windows Media Audio (WMA)
- Dolby ProLogic II
- IEC 60958/61937 output
 - PCM / bit stream / mute mode
- Pink noise and white noise generator
- Karaoke functions
 - Microphone echo
 - Microphone tone control
 - Vocal mute/vocal assistant
 - Kev shift up to +/- 8 kevs
 - Chorus/Flanger/Harmony/Reverb
- Channel equalizer
- 3D surround processing include virtual surround and speaker separation

TV Encoder

- Four 148MHz/12-bit DACs
- Support NTSC, PAL-BDGHINM, PAL-60
- Support 525p, 625p progressive TV format
- Support Macrovision 7.1 L1 and 1.3 (525p/625p).
- CGMS-AWSS
- Closed Caption

■ MDDi [™] Progressive Scan Video

- Automatic detect film or video source
- 3:2 pull down source detection
- Advanced Motion adaptive de-interlace
- PureEdge[™] edge preserving technology
- PureEdge[™] edge preserving technology V2
- Minimum external memory requirement

■ HDMI[™] Tx V1.3

- Compatible with ND 1 1.3, DVI 1.0, HDCP 1.3
- Support EIA/CEA 831B 480i/ 480p/ 576i/ 576p/ 720p/ 1080i/ 1080p
- Maximum Channels 192k audio output
- Support audio sampling rate conversion
- Hot-ping and power-on detection
- HDMI™ display full screen
- CEC function support
- Deep Color support

Image Resizer

Video case

- Support progressive / Interlaced frame scaling
- Support input & output maximum size: 4096x4096
 JPEG case
- Input memory layout of source images must be scan line based
- Deal with one block line (height:8 / 16) each round
- Input maximum size: 65535x65535
- Output maximum size: 4096x4096
- Support a output scaling window of arbitrary location in an output frame buffer
- Y/Cb/Cr separated

Serial Flash Interface

 Supports 41/lb/cMb/16Mb/32Mb/64Mb SPI interface Serial Flasin

■ External merface

- USB2.0 High Speed (Host)
- Memory-Stick, Secure Digital Memory Card, and MultiMediaCard Interface

Outline

- 176-pins LQFP package
- 3.3/1.2-Volt. Dual operating voltages



Version 1.0

High Definition DVD Player
SOC with HDMI™ Tx
Approval Sheet

MT1389GH

Specifications are subject to change without notice

General Feature - Third Party Proprietary Right

1. Dolby License

Supply of this Implementation of Dolby technology does not convey a license nor imply a right under any patent, or any other industrial or intellectual property right of Dolby Laboratories, to use this Implementation in any finished end-user or ready-to-use final product. It is hereby notified that a license for such use is required from Dolby Laboratories.

2. Macrovision License

This device is protected by U.S. patent numbers 4,631,603, 4,577,216, 4,819,098 and other intellectual property rights.

3. DTS License

©1996-2006 DTS, Inc.

4. Microsoft License

This product included technology owned by Microsoft Corporation and canno's be used or distributed without a license from Microsoft GP.



5-4 Pin Definitions

Abbreviations:

SR: Slew RatePU: Pull UpPD: Pull Down

• SMT: Schmitt Trigger

• 4mA~16mA: Output buffer driving strength.

Pin	Main	Alt.	Туре	Description
			Analog In	iterface (85)
167	RFIP		Analog Input	AC coupled DVD RF signal input RFIP
168	RFIN	OPOUT GPI36	Analog Input Non-pull	AC coupled DVD R - cignal input RFIN GPI36
169	RFG	OPINP	Analog Input	Main beam, RF AC input path
170	RFH	OPINN	Analog Input	Main bea.n, RF AC input path
171	RFA		Analog Input	RF mail beam input A
172	RFB		Analog Input	RF main beam input B
173	RFC		Analog Input	KF main beam input C
174	RFD		Analog Input	RF main beam input D
175	RFE		Analog Input	RF sub beam input E
176	RFF		Analog Input	RF sub beam input E
1	AVDD12_2		Analog Power	Analog 1.2V power
2	AVDD33_1		Analog Power	Analog 3.3V power
3	XTALI	X	Input	27MHz crystal input
4	XTALO		Output	27MHz crystal output
5	4C(N))33		Analog Ground	Analog 3.3V Ground
6	V20		Analog output	Reference voltage 2.0V
7	V14		Analog output	Reference voltage 1.4V
8	REXT	GPO5	Analog Input / Digital output Non-pull	Current reference input. It generates reference current for RF path. Connect an external 15K resistor to this pin and AVSS. GPO5
9	MDI1		Analog Input	Laser power monitor input



Pin	Main	Alt.	Туре	Description
10	LDO1		Analog Output	Laser driver output
11	LDO2		Analog Output	Laser driver output
12	AVDD33_2		Analog Power	Analog 3.3V power
13	DMO		Analog Output	Disk motor control output. PWM output
14	FMO		Analog Output	Feed motor control. PWM output
15	TRAY_OPEN	GPI0	Analog Output Non-pull	Tray PWM output/Tray open output
16	TRAY_CLOSE	GPI0	Analog Output Non-pull	Tray PWM output/Tray close cutput
17	TRO		Analog Output	Tracking servo output. Furl output of tracking servo compensator
18	FOO		Analog Output	Focus servo out out. PDM output of focus servo compensato:
19	FG	GPIO2	Analog Non-pull	1) Motor Hall sensor input 2) GPIC2
20	USB_DP		Analog Inout	U.B , ort DPLUS analog pin
21	USB_DM		Analog Inout	USB port DMINUS analog pin
22	VDD33_USB		USB Porver	USB Power pin 3.3V
23	VSS33_USB		USP G. ound	USB Ground pin 3.3V
24	PAD_VRT	GPI037	Araiog Inout	USB generating reference current GPIO37
25	VDD12_USB		USB Power	USB Power pin 1.2V
112	AVSS12	.0	Analog Ground	Analog 1.2V Ground
113	EXT_RES		Analog Input	EXTERNAL RESISTER FOR HDMI™ TX
114	AVDD33_√PL⊾		Analog Power	3.3V VDD FOR HDMI™ TX
115	AG ND33_TX		Analog Ground	Analog 3.3V Ground
116	.^GND12_TX2		Analog Ground	Analog 1.2V Ground
117	TXCN		Analog Output	Negative TX CLK
118	TXCP		Analog Output	Postive TX CLK
119	AVDD12_TX1		Analog Power	1.2V VDD FOR HDMI™ TX
120	TX0N		Analog Output	Negative TX CH0
121	TX0P		Analog Output	Postive TX CH0
122	AGND12_TX1		Analog Power	1.2V GND FOR HDMI™ TX
123	TX1N		Analog Output	Negative TX CH1



Pin	Main	Alt.	Туре	Description
124	TX1P		Analog Output	Postive TX CH1
125	AVDD12_TX0		Analog Power	1.2V VDD FOR HDMI™ TX
126	TX2N		Analog Output	Negative TX CH2
127	TX2P		Analog Output	Postive TX CH2
128	AGND12_TXD		Analog Ground	Analog 1.2V Ground
13 5	DACVDDC		Power	3.3V power pin for video DAC circuitry
13 6	VREF	GPO14	Analog / Digital Output/Non-pull	 Bandgap reference voltage GPO14 AUDIO Mutc.
137	FS		Analog	Full scale adjustment (s ignest to use 560 ohm)
13 8	DACVSSC		Analog Ground	Analog 3.3V Grourd
13 9	CVBS		Analog	Analog CVBS c C
140	DACVDDB		Power	3.3V power pin for video DAC circuitry
141	AGNDC		Analog Ground	Analog 3V Ground
14 2	DACVDDA		Power	3.4 power pin for video DAC circuitry
14 3	Y/G		Analog	Green, Y, SY, or CVBS
14 4	AGNDC		Analog Ground	Analog 3.3V Ground
14 5	B/CB/PB		Anaing	Blue, CB/PB, or SC
14 6	R/CR/PR		Analog	Red, CR/PR, CVBS, or SY
147	AADVSS		Inalog Ground	Analog 3.3V Ground
148	AKIN2	GPIO19	Analog Non-pull	1) Audio ADC input 2 2) MCDATA 3) Audio Mute 4) HSYN/VSYN output 5) SPDIF output2 6) GPIO19 7) Y5
149	ADVCM	GPIO20	Analog Non-pull	 Hotplug GPIO20 Y6



Pin	Main	Alt.	Туре	Description
150	AKIN1	GPIO21	Analog Non-pull	 Audio ADC input 1 Audio Mute HSYN/VSYN output GPIO21 Y7
				6) ASDATA3
151	AADVDD		Power	3.3V power pin for 2ch audio ADC circuitry
15 2	APLLVDD3	GPI034	Power,PU	1) 3.3V Power pin for audio cloc' circ iii.y 2) GPIO34
15 3	APLLCAP	GPI035	Analog InOut, Non-pull	APLL external capacital reconnection GPIO35
154	ADACVSS2		Analog Ground	Analog 3.3V Ground
155	ADACVSS1		Analog Ground	Analog 3 3V Gr. und
156	LFE	GPIO_LEF	Analog Output Non-pull	1) Audio LAC sub-woofer channel output 2) While internal audio DAC not used: a. ACLK b. HSYN/VSYN output c. GPIO_LEF
157	ARS	GPIO_AR S	Analog Ontput Non pu!!	1) Audio DAC right Surround channel output 2) While internal audio DAC not used: a. ABCK b. HSYN/VSYN output c. GPIO_ARS
158	AR	GPIO_AR	Analog Output Non-pull	1) Audio DAC right channel output 2) While internal audio DAC not used: a. ASDATA2 b. RXD2 c. GPIO_AR
159	AVCM		Analog	Audio DAC reference voltage
160	N Cal	GPIO_AL	Analog Output Non-pull	Audio DAC left channel output While internal audio DAC not used: a. ASDATA1 b. TXD2 c. GPIO_AL
161	ALS	GPIO	Analog Output Non-pull	Audio DAC left Surround channel output While internal audio DAC not used: a. ALRCK b. GPIO
162	CENTER	GPIO	Analog Output Non-pull	1) Audio DAC center channel output 2) While internal audio DAC not used: a. ASDATA0 b. Audio Mute c. GPIO
163	ADACVDD1		Analog Power	3.3V power pin for audio DAC circuitry



Pin	Main	Alt.	Туре	Description					
164	ADACVDD2		Analog Power	3.3V power pin for audio DAC circuitry					
165	AVDD12_1		Analog Power	Analog 1.2V power					
16 6	AGND12		Analog Ground	Analog 1.2V Ground					
	General Power (7)								
79, 109	DVDD12		Power	1.2V power pin for internal digital circuitry					
38, 57, 67, 92, 101	DVDD33		Power	3.3V power pin for internal digital circuity					
	General Ground (2)								
98	DVSS12		Ground	1.2V ground pin for internal digital circuitry					
96	DVSS33		Ground	3.3V ground pin for internal digital circuitry					
Micro Controller , Flash Interface and GPIO(11)									
46	GPIO3	INT#	InOut 8mA, SR SMT	1) Ce eral purpose IO 3 2) Microcontroller port 3-1 2) Microcontroller external interrupt 1 4) MS_CLK SET B 5) IPOD_TXD 6) CEC					
47	GPIO4	V	\nOut 4mA, PD	 General purpose IO 4 SD_CLK set B Microcontroller port 3-4 (Internal Pull-Up) MS_BS SET B ASDATA0 ALRCK 					
43	GPIO:	S. S.	InOut 4mA, PU	 General purpose IO 6 Microcontroller port 3-5 (Internal Pull-Up) Y3 HSYN/VSYN output SD_CLK SET B MS_D0 SET B ASDATA2 					
35	SF_CS_		InOut 8mA, SR PU, SMT	1) Serial Flash Chip Select 2) Trap value in power-on reset : 1 : Serial Flash ATMEL mode 0 : Serial ST/SST mode					
36	SF_DO		InOut 8mA, SR PD, SMT	Serial Flash Dout					



Pin	Main	Alt.	Туре	Description
37	SF_DI		InOut 8mA, SR PU, SMT	1) Serial Flash Din 2) Trap value in power-on reset : 1 : manufactory test mode 0 : normal operation
39	SF_CK		InOut 8mA, SR PD, SMT	Serial Flash Clock
40	UP1_6	SCL	InOut 4mA, SR PU, SMT	1) Microcontroller port 1-6 2) I ² C clock pin 3) Trap value in power-on reset 1: manufactory test mode 0: normal operation 4) DDC 5) RXD3
41	UP1_7	SDA	InOut 4mA, SR PU, SMT	 Microcontrolle. port 1-7 I²C data pin Trap value is power-on reset: r rai ufa story test mode normal operation DDC F.XD3
44	PRST_		Input 4mA, SR PU, SNT	Power on reset input, active low
45	IR	GPI	mA, SR SMT	IR control signal input GPI
		XOF	Dram Interface (37)	(Sorted by position)
68	RDo	0	InOut, 2mA	DRAM data 0
69	RD1		InOut 2mA	DRAM data 1
70	RD2		InOut 2mA	DRAM data 2
71	RD3		InOut 2mA	DRAM data 3
72	RD4		InOut 2mA	DRAM data 4



Pin	Main	Alt.	Туре	Description
70	DDF		InOut	DDAM data 5
73	RD5		2mA	DRAM data 5
7.4	DDC		InOut	DDAM data C
74	RD6		2mA	DRAM data 6
75	DD7		InOut	DDAM data 7
75	RD7		2mA	DRAM data 7
76	DQM0		InOut	Data mask 0
76	DQIVIO		2mA, PD	Data mask 0
77	RD15		InOut	DRAM data 15
	KD15		2mA	DRAW data 15
78	RD14		InOut	DRAM data 14
76	ND14		2mA	DRAW data 14
80	RD13		InOut	DRAM da ta 13
80	KD13		2mA	DRAW UZIA 13
81	RD12		InOut	DRAM pata 12
01	I KD12	2mA	DIAM Jala 12	
82	RD11		InOut	DRAM data 11
	No II		2mA	BIV IVI data 11
83	RD10		lr∵)u. 2n.A	DRAM data 10
0.4	DDO		InOut	DDAM data 0
84	RD9		2mA	DRAM data 9
0.5	DDo	.0	InOut	DDAM data 0
85	RD8		2mA	DRAM data 8
86	DQN/1		InOut	Data mask 1
00	DQIVI		2mA, PD	Data mask i
0.7	DCLK		InOut	Deem sheek
87	RCLK		4mA, PD	Dram clock
	5		InOut	
88	88 RA11		2mA, PD	DRAM address bit 11
	DAG		InOut	DRAM address 0
89	RA9		2mA, PD	DRAM address 9
00	DAG		InOut	DDAM address 0
90	KA8	RA8 2	2mA, PD	DRAM address 8



Pin	Main	Alt.	Туре	Description
0.4	54		InOut	DDAM III 7
91	RA7		2mA, PD	DRAM address 7
00	DAG		InOut	DDAM address 0
93	RA6		2mA, PD	DRAM address 6
04	DAE		InOut	DDAM address 5
94	RA5		2mA, PD	DRAM address 5
9 5	RA4		InOut	DRAM address 4
90	NA4		2mA, PD	DIVAINI dudiess 4
97	RWE#		Output	DRAM Write enable, active ow
51	IXVVL#		2mA, PD	DIVAM WITE GRADIE, active low
99	CAS#		Output	DRAM column address st.obe, active low
	UAO#		2mA, PD	DIVAM column aut es 5 ti obe, active low
100	RAS#		Output	DRAM ro w addr ass strobe, active low
100	NAS#		2mA, PD	Divinite ve daily 33 strobe, active few
102	BA0		InOut	DRAM pank address 0
	27.10		2mA, PD	S. V. V. Jan. K. dadi 666 6
103	BA1		InOut	DRAM bank address 1
	2, (1		2mA, PC	2.0 m. baim addisce
104	RA10		Ir Qui	DRAM address 10
			∠mA, PD	
105	RA0		InOut	DRAM address 0
		__\	2mA, PD	
106	RA1	×0,	InOut	DRAM address 1
		2	2mA, PD	
107	RA.		InOut	DRAM address 2
			2mA, PD	
108	RA3		InOut	DRAM address 3
			2mA, PD	



Pin	Main	Alt.	Туре	Description
66	GPIO7	CKE	InOut 4mA, PD	1) GPIO 7 2) Dram Clock Enable 3) MS_CLK set A 4) SD_CLK set A 5) HSYN/VSYN input 6) Microcontroller port 1-4 (Internal Pull-Up) 7) Y0 8) HSYN/VSYN output 9) Aclk 10) Asdata1 11) MCDATA 12) CEC
			GPIC	O (33)
65	GPIO8		InOut 4mA, PD	1) GPIO8 2) MS_BS set A 3) SD_CMD set A 4) ASDATA2 5) ACL'(6) Audio Mule 7) HSYN/VSYN input 8) Mill rocontroller port 1-5 (Internal Pull-Up) Y1 10) HSYN/VSYN Output 11) DDC 12) Y7 SET B
64	GPIO9	xet.	InOut 4mA, PD	1) GPIO9 2) MS_D0 set A 3) SD_D0 set A 4) ASDATA1 5) ABCK 6) RXD1 7) Y2 8) DDC 9) Y6 SET B
111	G.PIO10	HPLG	InOut 4mA, PD	1) GPIO10 2) ASDATA0 3) ALRCK 4) HSYN/VSYN output 5) TXD1 6) DDC



Pin	Main	Alt.	Туре	Description
42	GPIO11		InOut 4mA, PU	1) GPIO11 2) SD_CMD set B 3) MS_BS set B 4) Audio Mute 5) HSYN/VSYN output 6) Microcontroller port 3-0 (Internal Pull-Up) 7) RXD1 8) Y4 9) ABCK 10) ASDATA0 11) CEC 12) DDC 13) IPOD_RXD
110	SPDIF	GPIO12	InOut 2mA, PD	1) SPDIF output 2) GPIO12 3) DDC
63	GPIO13		InOut 4mA, PD	 GPIC 13 SD_D0 set B ALF,CK Audio Mute YCLK Y5 SET B
26	YCLK		InOut 4mA, PD	1) GPIO_YCLK 2) YCLK SET C 3) MS_CLK/SD_CLK SET C
27	DV_Y0	y Col	InOut 4mA, PD	1) GPIO_Y0 2) Y0 SET C 3) MS_BS/SD_CMD SET C
28	DV_Y1		InOut 4mA, PD	1) GPIO_Y1 2) Y1 SET C 3) MS_D0/SD_D0 SET C
29	DV_Y2		InOut 4mA, PD	1) GPIO_Y2 2) Y2 SET C 3) SPDATA 4) SPDIFINO



Pin	Main	Alt.	Туре	Description
				1) GPIO_Y3
20	DV V2		InOut	2) Y3 set C
30	DV_Y3		4mA, PD	3) SPBCLK
				4) SPDIFIN1
				1) GPI0_Y4
31	DV_Y4		InOut	2) Y4 set C
31	DV_14		4mA, PD	3) SPLRCK
				4) SPDIFIN2
				1) GPIO_Y5
32	DV_Y5		InOut	2) Y5 set C
	51_10		4mA, PD	3) VSTB set B
				4) SPCLK
			InOut	1) GPIO_Y6
33	DV_Y6		4mA, PD	2) Y6 set c
			,	3) SPCLY set B
34	DV_Y7		InOut	1, GF:0_Y7
	DV_17		4mA, PD	2) Y7 set C
				1) GPIO_C0
48	DV_C0		Ir. Ou.	2) SD_CLK
			გ.mA, PD	3) C0 set B
				4) C0 set C
		V		1) GPIO_C1
49	DV_C1	×0,	InOut	2) SD_CMD
		7	8mA, PD	3) C1 set B
				4) C1 set C
	10			1) GPIO_C2
50	DV_C2		InOut	2) SD_D0
	_		8mA, PD	3) C2 set B
				4) C2 set C
				1) GPIO_C3
51	DV_C3		InOut	2) SD_D1
			8mA, PD	3) C3 set B
				4) C3 set C



Pin	Main	Alt.	Туре	Description
				1) GPIO
50	D)/ C4		InOut	2) SD_D2
52	DV_C4		8mA, PD	3) YCLK set B
				4) C4 set C
				1) GPIO_C5
53	DV_C5		InOut	2) SD_D3
	DV_00		8mA, PD	3) C4 set B
				4) C5 set C
			InOut	1) GPIO_C6
54	DV_C6		4mA, PD	2) C5 set B
			1117, 175	3) C6 set C
			InOut	1) GPIO_C7
55	DV_C7		4mA, PD	2) C6 set B
			11111, 1, 1 2	3) C7 set C
				1) GPIC
56	SD_MS_CLK		InOut	2 CU_CLK
			4mA, PD	3) MS_CLK
			, 26	4) C7 set B
				1) GPIO
58	SD_MS_CMD		InQut	2) SD_CMD
			mA, PD	3) MS_BS
				4) Y0 set B
		.0		1) GPIO
59	SD_MS_D0		InOut	2) SD_D0
		O.	4mA, PD	3) MS_D0
	.0			4) Y1 set B
				1) GPIO
60	SD_MS_D1		InOut	2) SD_D1
			4mA, PD	3) MS_D1
				4) Y2 set B
				1) GPIO
			InOut	2) SD_D2
61	SD_MS_D2		4mA, PD	3) MS_D2
			2.10, 1, 1	4) Y3 set B
				5) 8032 P3.0 (UART RX)




Pin	Main	Alt.	Туре	Description
				1) GPIO
			InOut	2) SD_D3
62	SD_MS_D3			3) MS_D3
			4mA, PD	4) Y4 set B
				5) 8032 P3.0 (UART TX)
130	GP1029		InOut 4mA,PD	1) GPIO29
				1) GPIO30
131	GP1030		In0ut 4mA,PU	2) CP_SDA
				3) ASDATA3 set B
				1) GPIO31
132	GPI031		In0ut 4mA,PU	2) CP_SCL
				3) ASDATA3 set C
133	GPI032		InOut 4mA,PD	1) GPIO32

Note:

1. The Main column is the main function, Alt. means alternative function.




5-5 Functional Block





6 Pin Assignment





7 Absolute Maximum Ratings

Symbol	Parameters	Suggest Value	Unit
VDD3	3.3V Supply voltage	-0.2 to 3.6	V
VDD2	1.2V Supply voltage	-0.1 to 1.32	V
VDDA	Analog Supply voltage	-0.2 to 3.6	V
V _{IN} (3.3V)	Input Voltage (3.3V IO)	-0.2 to 3.6	V
V _{IN} (5V-tolerance)	Input Voltage (5V-tolerance IO)	-0.3 to 5.5	V
V _{OUT}	Output Voltage	-0.2 to VDD3+0.3	V
T _{STG}	Storage Temperature	-45 to 150	°C

8 Recommend Operation Condition

Symbol	Parameters	Min	Тур	Max	Unit
T _{OP}	Operating Temperature	0		70	°C
TJ	Junction Operation Temp.	0	25	115	°C
VDD3	3.3V Supply voltage	3.1	3.3	3.6	V
VDD2	1.2V Supply voltage	1.1	1.2	1.3	V
VDDA	Analog Supply voltage	3.1	3.3	3.6	V
V _{IH} (3.3V)	Input voltage high (3.3\'\'\\')	2.0	ı	1	V
V _{IL} (3.3V)	Input voltage low (3 3V 10)	-	•	0.8	V
I _{IH}	High level input current			10	UA
I _{IL}	Low leve 'ir, out current	-10			UA
P_D	Powe, discipation		1.5		W
P _{DOWN}	F ow r down mode			0.1	W
fclk	put frequency of clock		27		MHz



9 Electrical Characteristics

9-1 DC Characteristics


Symbol	Parameters	Min	Тур	Max	Unit
V _{OH} (3.3V)	Output voltage high (3.3V IO) (*I _{OH} = 2 ~ 16mA)	2.4	-	-	V
V _{OL} (3.3V)	Output voltage low (3.3V IO) (*I _{OL} = 2 ~ 16mA)	-	-	0.4	V
Rpu	Pull-up Resistance	40	75	190	ΚΩ
Rpd	Pull-down Resistance	40	75	190	ΚΩ
FOO _{OFF}	Offset voltage between FOO zero output and V _{REF}	-50	0	50	mV
TRO _{OFF}	Offset voltage between TRO zero output and V _{REF}	-40	0	40	mV
DMO _{OFF}	Offset voltage between DMO zero output and V _{REF}	-30	0	30	mV

Note *: The driving current of some IO pad are programmable according to the different application and environment. All setting will be defined according to the F/W progress and test result.

9-2 Built-in Audio-DAC Characteristics

Note *: All parameters is measured on MediaTek's DVD player reference DVD board, the actual performance depends on different PCB design.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Output swing level: Vout Digital i/p level =0 dBFS , ADACVDD =3.3V (Vout = 1.0 * ADAC (LD / 3.3)		0.9	1.0	1.1	V _P
Ro	Output imperial cer @ 1kHz		50	100	Ω
R _{L_min}	Minim m resister load	5			K
C _{L_max}	Max mu n capacitor load			20	PF
S/(THD+N)	$\sqrt[3]{(THD+N)} @ 0 dBFS;$ $f_{in} = 1kHz$; Fs = 48kHz, A-weighted		81		dBr(A)
DR	Dynamic Range		82		dBr(A)
SNR	Signal to noise ratio; A-weighted		92		dBr(A)
Channel Separation	Close-talk of Left and Right Channel		81		dB





9-3 Built-in Audio-ADC Characteristics

Test signal : 1K Hz sin wave	Vpp(V)	
Max Input (with output THD+N <60 dbfs)	3.227V	59.9dBFS
DC bias level	1.66V	
AKIN DC Level	1.632V	
Test signal : 1K Hz sin wave		
Input (Vpp)	Output THD+N(dBFs)	filter=A-weighting
3V	-62.27	
2.95	-63.9	
2.9	-65.7	
2.828V	-67.7	
2.75V	-69.9	5
2.5V	-75.4	
1.5V	-81.9	
0.5V	-84.3	
0V (remove input and short ADVCM with AKIN)	-135.9	
Test signal : 2.8 Vpp		
Input frequency:	Amp(dBFS)	filter=none
1 KHz	-0.422	
4KHz	-0.447	
8khz	-0.518	
16KHz	-0.791	
20KHz	-1.822	
22KHz	-6.848	
Dynamic range	283mVpp	



9-4 Built-in Video-DAC Specifications

Input Codes for Video Application:

	NTSC	NTSC w/setup	525_I	525_I w/setup	525_P
	Programable,	Programable,	Programable,	Programable,	Programable,
WHITE (235)	Current setting:				
\	3297	3297	3297	3297	3290
BLACK (16)	960	1120	960	1120	1008
PEDESTAL	960	960	960	960	1008
SYNC TIP	64	64	64	64	64

	525_P w/s	PAL	625_I	625_P	RGB
		Programable,	Programable,	Programable,	Programable,
WHITE (235)		Current setting:	Current setting:	Current setting:	Current setting:
		3290	3290	3200	2282
BLACK (16)		1008	1008	1008	0
PEDESTAL		1008	1008	1008	-
SYNC TIP		64	64	64	-

9-5 Video Output Voltage Level:

High / Low Impedance Mode:

Please contact with FW window for setting High / Love applaance mode.

9-6 Video DAC DC Electrical Characteristics

(Operating Free-Air Temperature, AYDD 3.3V, DVDD = 3.3V).

Analog Output		MIN	TYP	MAX	UNIT
Full Scale Output Curre. + CVBS/Y/C/R/G/B	(low impedance mode)	34.3	34.8	35.7	mA
Full Scale Output Currant CVBS/Y/C/R/G/B	(high impedance mode)	8.52	8.70	8.91	mA
LSB current CV/bS/://C/R/G/B	(low impedance mode)	33.5	34.0	34.86	uA
LSB curren CVBS/Y/C/R/G/B	(high impedance mode)	8.375	8.500	8.715	uA
DAC-(2-DAC Mis-Matching			1.48		%
Output Compliance		0		1.38	V
DAC Output Delay			1.5	10	ns
DAC Rise/Fall Time			2.1	5	
Voltage Reference					
Reference Voltage Output			1.22		V
Reference Input Current			2.179		MA
Static Performance					



DAC Resolution		12			Bits	
DNL Differential Non-Linearity	+	+/-0.26	+/-0.48	+/-0.6	LSB	
INL Integral Non-Linearity	+	+/-0.40	+/-0.67	*/-0.9	LSB	
Dynamic Performance						
Differential Gain			0.77	1.5	%	
Differential Phase			0.23	1.5		
S/N Ratio		70		1.	dB	
Power Supply						
Supply Voltage		3.0	3.0	3.6	V	

9-7 RF specification

Item	Designator	Conditions	Min	Тур	Max	Unit
3.3V POWER		KO.	3.00	3.30	3.60	Volts
5 B W		Enable power down	10	27	50	mA
Power Down Mode		Chip Reset	90	151	200	mA
Reference Voltage	V20	Force current = 9A	1.85	1.99	2.15	Volts
Reference Voltage	V14	Force current =0A	1.25	1.39	1.55	Volts
	MDIA	CAh=10 ;APC1 on	400	404	000	\/
A DO4/OD)	MDI1	MDI1=180mV	166	184	202	mV
APC1(CD)	LDO1	0Ah=00 ;APC1 off	3.00	3.28		V
	MDI¹→LDÚ1	0Ah=10; APC1 on	212	254	295	V/V
	V ₁ D 2	0Bh=10 ;APC2 on	166	184	202	
APC2(DVD)		MDI2=180mV				mV
	LDO2	0Bh=00 ;APC2 off	3.00	3.28		V
		0Bh=10; APC2 on				
	MDI2→LDO2	High gain	210	265	298	V/V
Focusing Error Gain	$MA \rightarrow FEO$	05h=30; low gain	7.5	10.3	11.5	dB
		With 10KHz Sin Input				
Focusing Error Frequency Response		05h= <mark>7C</mark> ; low gain				
	$MA \rightarrow FEO$	With 10KHz, 300KHz Sin Input	16	23.9		dB
		R=G(10kHz)-G(300Khz)				
Focusing Error Common	$MA \rightarrow FEO$	05h= <mark>3F</mark> ; low gain		-34	-20	dB
Mode Gain	$MB \rightarrow FEO$	With 10KHz Sin Input		01	20	QD.



Item	Designator	Conditions	Min	Тур	Max	Unit
Focusing Error H/L Gain	$MA \rightarrow FEO$	Toggle 05h bit5 : FELG With 10KHz Sin Input	2.75	2.99	3.25	V/V
Focusing Error offset Adjustment step	Input Floating Measure FEO	Toggle 4Dh : FEOS[6:0]	65	103	140	mV
Focusing Error THD	$MA \rightarrow FEO$	05h=7C; low gain With 10KHz Sin Input	30	54	(1)	♦ dB
Central Servo Gain	MA → CSO	06h=F0; low gain With 10KHz Sin Input	12.5	14.1	15.5	dB
Central Servo Frequency Response	MA → CSO	06h=FF; low gain With 10KHz, 300KHz Sin Input R=G(10kHz)-G(300Khz)	14	21.4		dB
Central Servo Common Mode Gain	$\begin{array}{c} MA \to CSO \\ MB \to CSO \end{array}$	06h=F0; low gain With 10KHz Sin Inpu		-30	-10	dB
Central Servo H/L Gain	MA → CSO	Toggle 06h bit. : CSOLG With 16 AH: Sin Input	2.75	2.97	3.25	V/V
Central Servo offset Adjustment step	Input Floating Measure CSO	roggle 4Eh : CSOOS[6:0]	65	108	140	mV
Central Servo THD	MA → CSU	06h=F0; low gain With 10KHz Sin Input	30	53		dB
Tracking Error Gain	MA → TEO	07h=70; low gain With 10KHz Sin Input	13	15	17	dB
Tracking Erro, r. requency	$MA \rightarrow TEO$	07h=70; low gain With 10KHz, 300KHz Sin Input R=G(10kHz)-G(300Khz)	16	24.2		dB
Tracking Error Common Mode Gain	$\begin{array}{c} MA \to TEO \\ MB \to TEO \end{array}$	07h=7F; low gain With 10KHz Sin Input		-22	-10	dB
Tracking Error H/L Gain	$MA \rightarrow TEO$	Toggle 07h bit6, 5 With 10KHz Sin Input	4	5.8	8	V/V
Tracking Error offset Adjustment step	Input Floating Measure TEO	Toggle 4Fh : TEOS[6:0]	65	110	140	mV




Item	Designator	Conditions	Min	Тур	Max	Unit
Tracking Error THD MA → TEO		07h= 7F ; low gain	30	42		dB
		With 10KHz Sin Input				
RFL Gain	MA → LVL	08h=60; low gain	-6.5	-4.6	-3.5	dB
IN L Gain		With 10KHz Sin Input	-0.5			uБ
		08h=7F; low gain				
RFL Frequency Response	$MA \rightarrow LVL$	With 10KHz, 300KHz Sin Input	14	22.7	\	ø dB
		R=G(10kHz)-G(300Khz)				
RFL H/L Gain I	$MA \rightarrow LVL$	Toggle 09h bit1 : LVLATN	0.3	(52	0.7	V/V
IN ETI/E Gaill		With 10KHz Sin Input	0.5			V / V
RFL H/L Gain II	SA → LVL	Toggle 09h bit2 : SBADHG	22.5	2.77	3.1	V/V
RFL H/L Gain II	SA → LVL	With 10KHz Sin Input	25	2.11	3.1	V/V
RFL offset Adjustment	Input Floating	Togglo F0b : LV/LOS(6:0)	65	113	140	mV
step	Measure LVL	Toggle 50h : LVLOS[6:0]	65	113	140	IIIV
DEL THD		08h=7F; low gain	30	44		dB
RFL THD	$MA \rightarrow LVL$	With 10KHz Sin Input	30	44		uВ

9-8 Micro Controller Interface

Parameter	Symbol	Min.	Max.	Units
Oscillator Frequency	1/Tf	0	23.3	MHz
ALE Pulse Width	ТО	1.5Tf-5		ns
ALE Low to Valid Instruction	T1		2.5Tf-20	ns
ALE Low to POFIN Low	T5	0.5Tf-5		ns
Addrers Valid to ALE Low	T2	0.5Tf-5		ns
^dd.ess Hold After ALE Low	Т9	0.5Tf-5		ns
PSEN Pulse Width	Т3	2.0Tf-5		ns
PSEN Low to Valid Instruction	T4		2.0Tf-20	ns
Input Instruction Hold After PSEN high	Т8	0		ns
Input Instruction Float After PSEN high	T6		1.0Tf-5	ns
Port 0 Address to Valid Instruction	T10		3.0Tf-20	ns
Port 2 Address to Valid Instruction	T11		3.5Tf-20	ns
PSEN Low to Address Float	T7		0	ns






Program Memory Read Cycle Timing Diagram

9-9 Digital Video Output Interface

Parameter	Symbol	Min	Тур	Max	Units
Oscillator Frequency	1/T1		27		MHz
YUV digital output delay	T2			15	ns
HSYNC Rising delay	Т3			15	ns
VSYNC Rising delay	T4			15	ns
HSYNC Falling delay	T5			20	ns
VSYNC Falling closay	T6			20	ns




Digital Video Output Interface Timing Diagram




9-10 SPDIF I/O Interface

Parameter	Symbol	Min	Тур	Max	Units
BCK negative edge to ASDATA valid	T1	1.0		3.0	ns
ASDATA/LRCK input setup	T2			3.0	ns
ASDATA/LRCK input hold	T3	1.2			ns




SPDIF Input/Output Timing Diagram





9-11 DRAM Interface



Parameter		Sumah il	-	6	-	7	-7	75	l luite
		Symb J	Min	Max	Min	Max	Min	Max	Units
CLK cycle time	CAS latency = 3	tCC	7.5	-	7.5	-	7.5	-	ns
SDRAM input setup time	, ()	tSS	1.5		1.75		1.75		ns
SDRAM input hold time	SDRAM input hold time		1		1		1		ns
Active to Precharge com	Active to Precharge commend period		42	100K	49	100K	52	100K	ns
Precharge to Active command period		tRP	18		20		20		ns
Active to read/write command delay		tRCD	18		20		20		ns
Write reco & v ume	CL = 3	tWR	6		7		7.5		ns



FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

-6T (Unit: number of clock)

	CAS	tRAS	tRP	tRCD	tWR
Frequency	Latency	42ns	18ns	18ns	6ns/10ns
133MHz (7.5ns)	3	6	3	3	1
125MHz (8ns)	2	6	3	3	1
100MHz (10ns)	2	5	2	2	(1)

-7T (Unit: number of clock)

F=========	CAS	tRAS	tRP	t.°CD	tWR
Frequency	Latency	49ns	20ns	20ns	7ns/10ns
133MHz (7.5ns)	3	7	3	3	1
125MHz (8ns)	3	6	10	3	1
100MHz (10ns)	2	5	2	2	1

-7.5T (Unit: number of clock)


	CAS	tRAS	tRP	tRCD	tWR
Frequency	Latency	45ns	20ns	20ns	7.5ns/10ns
133MHz (7.5ns)	3	6	3	3	1
125MHz (8ns)	3	6	3	3	1
100MHz (10ns)	2	5	2	2	1

-8T (Unit: number of clock)

Farmana	CAS	tRAS	tRP	tRCD	tWR
Frequency	Latency	48ns	20ns	20ns	8ns/10ns
125MHz (8ns)	3	6	3	3	1
100MHz (10ns)	3	5	2	2	1



10 Marking on Devices



11 Package Description

11-1 Package Outline Dimension

The bend lead are controlled under the criteria 0.075mm (2.5mil).



NO. NO. NO.	ļ		₽Ø				Dimensio	Dimension in mm	Dir	Dimension in inch	5
Section Color Co					n	odmy	Min	om Max		Nom	Max
Color Colo			1				1	1.60		Ì	.063
A											ſ
Comparison Com	-										.057
Column C	2 (Z Z				_			0 600.0 20	.011
Care Paragraphic Care Care Paragraphic Care			Φ,			þ.	0.20	REF		0.008 REF	
Color Colo) 			ď			0.12	- 0.20		1	800.
10 10 10 10 10 10 10 10				=[ū	0.13	REF		0.005 REF	
Continue	IIII						5.85 26	.00 26.15		18 1.024 1	.030
1024 1024				1			3.90 24	.00 24.10		41 0.945 0	.949
Color Colo				GAGFIP	ANF		5.85 26	.00 26.15		1.024	.030
Section Part Parting Part Parting Part Parting Part Parting Part	U U U			105			23.90 24.	.00 24.10			.949
S			 	-		0	0.50	BSC	0.	.020 BSC	
Fig. 100 REF 0.039 REF			\ <u>S</u>	m	_		0.45 0.	60 0.75		18 0.024 0	030
Color Fig. Fig. Color Fig. Fig. Color Fig.			1			Ŀ	1.00	REF		0.039 REF	
Color Fig. Colo	III		T A B A	+		Ŗ.	0.15	REF		0.006 REF	
SCOTION A-A	<u> </u>			-		R ₂	0.15	REF		0.006 REF	
SECTION A—A BASE STATING PLANE STATING	UUI					S	0.21	REF		0.008 REF	
SECTION B—B SERVED AND THE LOWER PROTECTION OF THE LEAD THE TELENCE DOKUMENTS ON THE TELENCE DOKUME	III		E CTION A-A	4		Ф			ó	3.5	7
THE CONTRIBUTION OF THE LAW IN TH	2 22			:11		ф	7	TYP		7. TYP	
THE LOWEST POINT OF THE LEAD THE LOWER RADIUS ON THE LEAD THE SEATING PLANE S. DEINED AS THE DISTANCE FROM THE SEATING PLANE S. DEINED AS THE DISTANCE FROM THE LEAD THE S. DEINED AS THE DISTANCE FROM THE LEAD THE S. DEINED AS THE DISTANCE FROM THE LEAD THE S. DEINED AS THE DISTANCE FROM THE LEAD THE S. DEINED AS THE DISTANCE FROM THE SEATING PLANE RECLUCING DIMENSION S. MILLIMETER. S. DEINED AS THE DISTANCE FROM THE SEATING PLANE RECLUCING DIMENSION S. MILLIMETER. S. DEINED AS THE DISTANCE FROM THE SEATING PLANE RECLUCING DIMENSION S. MILLIMETER. S. DEINED AS THE DISTANCE FROM THE SEATING PLANE RECLUCING DIMENSION S. MILLIMETER. RECLUCING DIMENSION S. MILLIMETER. REV NO DESCRIPTION B. DATE DATE DATE DATE DATE DATE DATE DATE DATE SELLION B—B AMPRICA CHK SELLION B—B AMPRICA						θ2	12.	ΥP		12*TYP	
A TO BE DETERMINED AT SEATING PLANE ECS. A TO BE DETERMINED AT SEATING PLANE ECS. A TO BE DETERMINED AND EST OF INCLUDE DAMBAR PROTRUSION. DI AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. DI AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS OF THE FOOT. A DIMENSIONS DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. DI AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS OF THE FOOT. A DIMENSIONS DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. A DIMENSIONS DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. A DIMENSIONS DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. A DIMENSIONS DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. A DIMENSION DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. A SETTION DI AND E1 DO NOT INCLUDE DAMBAR PROTRUSION. A SETION DAMBAR CAN NOT BE LOCARED ON THE LEAD THP. BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD THP. A THESE DIMENSIONS APPLY TO THE LEAD THP. A THESE DIMENSION SINCHIMETER. BASE A TIS DEFINED AS THE DISTANCE FROM THE LEAD THP. A CONTROLLING DIMENSION SINCHIMETER. B. REFERENCE DOCUMENT : JEDEC MS-OZE . BGA. CONTROLLING DIMENSION SINCHIMETER. B. REFERENCE DOCUMENT : JEDEC MS-OZE . BGA. CONTROLLING DIMENSION SINCHIMETER. B. A DISTANCE FROM THE LEAD THP. CONTROLLING DIMENSION SINCHIMETER. B. REFERENCE DOCUMENT : JEDEC MS-OZE . BGA. CONTROLLING DIMENSION SINCHIMETER. B. A DISTANCE FROM THE LEAD THP. CONTROLLING DIMENSION SINCHIMETER. B. A DISTANCE FROM THE LEAD THP. C CONTROLLING DIMENSION SINCHIMETER. B. A DISTANCE FROM THE LEAD THP. C CONTROLLING DIMENSION SINCHIMETER. C CONTROLLING DIMENSION SINCHIMETER. B. A DISTANCE FROM THE LEAD THP. C C C C C C C C C C C C C C C C C C C						θ³	12.	ΥР	_	12.TYP	
BE DETERMINED AT SEATING PLANE ECEL . WITH PLATING DAMA AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS. ELUDING MOLD MISNATCH. BASE CHK ERROLLED BASE BAS	A2				, (
APPER MAXMUM PLASTIC BODY SIZE DIMENSIONS CT SHAPE OF EACH CORNER IS OPTIONAL. ENSION DE DOES NOT THE LOWER RADIUS OR THE FOOT. BASE LONG BE LOCATED ON THE LEAD THE LEAD THE LOWER TO THE FLAT SECTION OF THE LEAD THE LOWER FROM THE SEATING PLANE THE LOWEST POINT OF THE PACKAGE BODY.	\times \text{\tint{\text{\tint{\text{\tinit}}\xint{\text{\tinit}\xint{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\tint{\text{\text{\text{\text{\text{\text{\text{\tinit}\xinithteta}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\tint{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\tint{\text{\text{\text{\text{\text{\text{\text{\texi}\tint{\text{\texi}\text{	T SEATING	OLD PROTRUSION.	F	7_F 176	LD LQF	P(24x24:	x1.4mm)) PACK	AGE OUTLI	NE
ROLLED BY SE DIMENSIONS APPLY TO THE FOUND BASE BOAN THE LOOP. THE LOOP BASE BOAN THE LEAD THE LOWER POINT OF THE PACKAGE BODY. SECTION B—B ENG. RICHARD CHEN TO FROM THE LEAD THE LOWER THE LOOP THE LOOP THE LEAD THE LEAD THE LEAD THE LEAD THE LOWER THE LOWER THE LOWER THE LOWER THE LOWER THE LOOP THE LOOP THE LEAD THE LOWER THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LOWER THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LOWER THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LOWER THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LOWER THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LEAD THE LOOP THE LEAD THE LAD THE LEAD THE LAD		MATCH.	0,	1-	L/F I'A	FR.AL:	C7025	1/2H			
BASE LONG THE LEAD THE SEATING PLANE RROW THE SEATING PLANE RROW THE SEATING PLANE ROOF. SECTION B-B QW. S.T.LIGO CODE THE LEAD THE LAD THE LEAD T		LOCATED	RADIUS OR THE FOOT.	-1		0,4,01	n Che	n DWG	o N	D176-SW	11
WEEN 0.10 mm AND 0.25 mm FROM THE LEAD THP. SECTION B—B QM. S.T.LIGO CODE THE LOWEST POINT OF THE MEASURE FROM THE SEATING PLANE THE LOWEST POINT OF THE LOWEST PRECISION INDUSTRIES REV NO B dwg name from TQFP to LQFP O7/11/'01 SILICONWARE PRECISION INDUSTRIES	A EXACT SHAPE OF EAC. A THESE DIMENSIONS AF	PLY TO 1	METAL DI			Rich 1	- F	RFV	ON.	ш	
THE LOWEST POINT OF THE PACKAGE BODY. CHK. Y.Y.L.O. DATE CHK. Y.Y.L.O. DATE ONG. Rex Lee Strino. ROLLED B dwg name from TQFP to LQFP O7/11/'01 SILICONWARE PRECISION INDUSTRIES		ND 0.25	SECTION			1	2		TOLIC		
ERENCE DOCUMENT: JEDEC MS-026, BGA. REV NO DESCRIPTION DATE DWG. Rex Lee Stri No. ROLLED B dwg name from TQFP to LQFP O7/11/'01 SILICONWARE PRECISION INDUSTRIES		ON : MILL	SE BODY.		. CM		. L. 2.0)EC	D17610	
REV NO DESCRIPTION DATE DWG. Rex Lee Stri No. ROLLED B dwg name from TQFP to LQFP O7/11/'01 SILICONWARE PRECISION INDUSTRIES	8. REFERENCE DOCUMEN	T : JEDEC	. 92		CHK.	Υ.	•	DAT	ш	07/11/	01
ROLLED B dwg name from TQFP to LQFP 07/11/"01 SILICONWARE PRECISION IMDUSTRIES	COPY	REV NO		ATE	DWG.	Rex	ree	St.1.	No.	1/1	
	CONTROLLED	В	name from TQFP to LQFP	11/,01	SILICON	WARE	PRECISI	JUNI NO	USTRIE		D.



Specifications are subject to change without notice

11-2 Weight of the chip

0.65g

11-3 Material and Finish of Lead Terminals

For Lead-free Package, Materials of terminal is Sn(98%) and Bi (2%) and thickness is 300~600u inch, similar as SnPb.

11-4 Package Material

Lead frame: Cu

Epoxy: 1033BF

Molding compound: G700


12 Packing Lescription

	Package	Pin / Ball count	EA / Tray	Tray / Box	Full Box Q'ty	Box / Carton	Full carton Q'ty
İ	LQFP	176	40	10	400	6	2400

12-1 Tray Description

40ea/ Hard Tray (150°C resistance).







Specifications are subject to change without notice

12-2 Desiccants

Size: 110*120 mm.

Weight: 66g

12-3 Aluminum Foil Bag

Size: 250*500 mm.

Thickness: 0.12 +/- 0.005 mm.

Surface impedance: 108-1012 Ohm/SQ

12-4 Box Description

Material: 3 Layer B corrugated paper.

Strength: 1176000 PA.

Box size: 355(L)*157(W)*90.5(H) mm. Printing: Black (words, warning, index)

12-5 Side Plank

Material: 5 Layer AB corrugated paper

Strength: 1793400 PA.

Size: 405(L)*237(W) mm.

Fixture: 3 pieces of EPE (1-cyclable material).

Thickness: 20 mm.

12-6 Carton Description

Material: 5 Laver AB corrugated paper.

Strength. 1793400 PA.


arton size: 558(L)*428(W)*264(H) mm.

Printing: Black (words, warning, index)


Milalion



12-7 Packing Flow









13 Solder-Reflow Condition

13-1 Reflow Condition

MediaTek can guarantee 3 times IR reflow based on the reflow profile (Figure 1).

Average ramp-up rate (Ts to peak): 3 °C /sec. max.

Preheat & Soak: Pb-Free 150~200 °C (SnPb Eutectic 100~150 °C) for 60~120 seconds

Liquidous temperature maintained above Pb-Free 217 °C (SnPb Eutectic 183 °C) for CO 150 seconds

Time within 5°C of specified classification temperature: Pb-Free 30 seconds (SnPh Futectic 20 seconds)

Note:

Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should we developed based on specific process needs and board designs and should not exceed the parameters in Table 1.

For example, if Tc is 260 °C and time to is 30 seconds, this means the following for the supplier and

For a supplier: The peak temperature must be at 123 260 °C. The time above 255 °C must be at least 30 seconds.

For a user: The peak temperature must not exceed 260 °C. The time above 255 °C must not exceed 30 seconds.

Peak temperature: Defined in Table 2.1 and Table 2.2.

Ramp-down rate: 6 °C /sec. r ax

Time 25 °C to peak temperature: Pb-Free: 8 minutes max. (SnPb Eutectic 6 minutes max.)

Time between reflews: 5 minutes minimum and 60 minutes maximum

Table 1 Classification Reflow Profiles

Sn-Pb Eutectic Assembly	Pb-Free Assembly
100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
3 °C/second max.	3 °C/second max.
183 °C 60-150 seconds	217 °C 60-150 seconds
See classification temp in Table 4.1	See classification temp in Table 4.2
20** seconds	30** seconds
6 °C/second max.	6 °C/second max.
6 minutes max.	8 minutes max.
	100 °C 150 °C 60-120 seconds 3 °C/second max. 183 °C 60-150 seconds See classification temp in Table 4.1 20** seconds 6 °C/second max.

^{**} Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.



Table 2-1 SnPb Eutectic Process - Classification Temperatures (To)

Package Thickness	Volume mm ³ <350	Volume mm³ ≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2-2 Pb-Free Process - Classification Temperatures (T_c)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350 - 2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm - 2.5 mm	260 °C	250 °C	245 °C
>2.5 mm	250 °C	245 °C	245 °C




Figure 1 Classification Profile



Specifications are subject to change without notice

13-2 Pre-process and Heat Treatment

Procedure: (MRT L3)

[Package opening] → [Baking] → [Humidification] → [Reflow]

A. Conditions between each step of procedure

Be lift for duration of 2 hours or longer at temperature of 30 °C or lower and a humidity of 60% R.H. or lower.

B. Baking 125 °C, 24 hours.

C. Humidification: 30 °C, 60% R.H., 192 Hours

D. Reflow: 3 x 260 °C

14 Manual Solder Condition

The specimen should be in the as-delivered condition. Set the soldering iron at a temperature of 300 +/- 10 °C (at the iron bit). Place the iron and flux-cored solder in paralle, with each and every terminal/lead on the back of the board for a duration which does not exceed 5 seconds without applying any mechanical stress on the component body.

It can also be applied under 350 +/- 10 °C at the ir nuit within 3 seconds, please treat it carefully under such condition.

The chip can't do DIP soldering.

15 Storage Condition

15-1 Storage Duration

- Notice the Sealing time.
- B. 12 monthly an 1 storage condition: <= 40°C, <= 90% R.H.
- C. Warehouse control: First in and First out.

15-2 After Open the Bag

- A SMT: Should finish the SMT process within 168 hours
- B. Check the humidity check card: The value should < 20% (blue), if the value >= 30% (red), it means the IC has got moisture.
- C. Factory environment control: <= 30°C, <= 60% R.H.

16 Other

If a doubt related to the present specifications arises, the problem will be solved based on discussion between the both parties.


2. Reference Information

2-1 Component Descriptions

2-1-1 DVD SONY HM-313 PUH

Connector Pin Definition





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD, VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	los	50	mA
Power Dissipation	PD	1	w
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec

Note: Operation at above absolute maximum rating can adversely affect device reliability

DC OPERATING CONDITION (TA=0 to 70°C)

Parameter	Symbol	Min	Тур.	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1,2
Input High Voltage	VIH	2.0	3.0	VDDQ + 2.0	V	1,3
Input Low Voltage	VIL	VSSQ - 2.0	0	0.8	V	1,4

Note:

- 1.All voltages are referenced to VSS = 0V
- 2.VDD(min) of HY57V641620HG(L)T-5/55/6 is 3.135V
- 3.VIH (max) is acceptable 5.6V AC pulse width with ≤3ns of duration
- 4.VIL (min) is acceptable -2.0V AC pulse width with ≤3ns of duration

AC OPERATING CONDITION (TA=0 to 70°C, VDD=3.3 ± 0.3V^{Note2}, VSS=0V)

Parameter	Symbol	Value	Unit	Note
AC Input High / Low Level Voltage	VIH / VIL	2.4/0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise / Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	1

Note:

- 1. Output load to measure access time is equivalent to two TTL gates and one capacitor (50pF) For details, refer to AC/DC output circuit
- 2.VDD(min) of HY57V641620HG(L)T-5/55/6 is 3.135V



Purpose

Eon Silicon Solution Inc. (hereinafter called "Eon") is going to provide its products' top marking on ICs with < cFeon > from January 1st, 2009, and without any change of the part number and the compositions of the ICs. Eon is still keeping the promise of quality for all the products with the same as that of Eon delivered before. Please be advised with the change and appreciate your kindly cooperation and fully support Eon's product family.

Eon products' New Top Marking



cFeon Top Marking Example:

cFeon

Part Number: XXXX-XXX
Lot Number: XXXXX
Date Code: XXXXX

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as an Eon product. Any changes that have been made are the result of normal data sheet improvement and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

Eon continues to support existing part numbers beginning with "Eon" and "cFeon" top marking. To order these products, during the transition please specify "Eon top marking" or "cFeon top marking" on your purchasing orders.

For More Information

Please contact your local sales office for additional information about Eon memory solutions.



EN25F16

16 Megabit Serial Flash Memory with 4Kbytes Uniform Sector

FEATURES

- Single power supply operation
- Full voltage range: 2.7-3.6 volt
- Serial Interface Architecture
- SPI Compatible: Mode 0 and Mode 3
- 16 Mbit Serial Flash
- 16 M-bit/2048 K-byte/8192 pages
- 256 bytes per programmable page
- High performance
- 100MHz clock rate
- Low power consumption
- 12 mA typical active current
- 1 μA typical power down current
- Uniform Sector Architecture:
- 512 sectors of 4-Kbyte
- 32 blocks of 64-Kbyte
- Any sector or block can be erased individually

- Software and Hardware Write Protection:
- Write Protect all or portion of memory via software
- Enable/Disable protection with WP# pin
- High performance program/erase speed
- Page program time: 1.3ms typical
- Sector erase time: 90ms typical
- Block erase time 400ms typical
- Chip erase time: 7 Seconds typical
- Lockable 128 byte OTP security sector
- Minimum 100K endurance cycle
- Package Options
- 8 pins SOP 200mil body width
- 8 contact VDFN
- 8 pins PDIP
- All Pb-free packages are RoHS compliant
- Industrial temperature Range

GENERAL DESCRIPTION

The EN25F16 is a 16M-bit (2048K-byte) Serial Flash memory, with advanced write protection mechanisms, accessed by a high speed SPI-compatible bus. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The EN25F16 is designed to allow either single Sector/Block at a time or full chip erase operation. The EN25F16 can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.



Figure.1 CONNECTION DIAGRAMS





Figure 2. BLOCK DIAGRAM





SIGNAL DESCRIPTION

Serial Data Input (DI)

The SPI Serial Data Input (DI) pin provides a means for instructions, addresses and data to be serially written to (shifted into) the device. Data is latched on the rising edge of the Serial Clock (CLK) input pin.

Serial Data Output (DO)

The SPI Serial Data Output (DO) pin provides a means for data and status to be serially read from (shifted out of) the device. Data is shifted out on the falling edge of the Serial Clock (CLK) input pin.

Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output (DO) pin is at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

Hold (HOLD#)

The HOLD pin allows the device to be paused while it is actively selected. When HOLD is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). The hold function can be useful when multiple devices are sharing the same SPI signals.

Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1and BP2) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected.

Rev. F, Issue Date: 2009/03/16

Table 1. PIN Names

Symbol	Pin Name
CLK	Serial Clock Input
DI	Serial Data Input
DO	Serial Data Output
CS#	Chip Enable
WP#	Write Protect
HOLD#	Hold Input
Vcc	Supply Voltage (2.7-3.6V)
Vss	Ground



MEMORY ORGANIZATION

The memory is organized as:

- 2,097,152 bytes
- Uniform Sector Architecture
 32 blocks of 64-Kbyte
 512 sectors of 4-Kbyte
- 8192 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.

Table 2. Uniform Block Sector Architecture

Block	Sector Address range				
	511	1FF000	1FFFFF		
31					
	496	1F0000	1F0FFF		
	495	1EF000	1EFFFF		
30	:		:		
	480	1E0000	1E0FFF		
	479	1DF000	1DFFFF		
29	:		:		
20	464	1D0000	1D0FFF		
	463	1CF000	1CFFFF		
28	:	101 000	:		
20	448	1C0000	1C0FFF		
	447	1BF000	1BFFFF		
27	: 447	:	IDFFFF :		
21	122	: 1B0000	: 1B0FFF		
	432				
00	431	1AF000	1AFFFF :		
26	110	<u> </u>	:		
	416	1A0000	1A0FFF		
	415	19F000	19FFFF		
25	<u> </u>	<u>:</u>	<u> </u>		
	400	190000	190FFF		
	399	18F000	18FFFF		
24		<u> </u>	<u> </u>		
	384	180000	180FFF		
	383	17F000	17FFFF		
23					
	368	170000	170FFF		
	367	16F000	16FFFF		
22					
	352	160000	160FFF		
	351	15F000	15FFFF		
21					
	336	150000	150FFF		
	335	14F000	14FFFF		
20					
	320	140000	140FFF		
	319	13F000	13FFFF		
19			<u> </u>		
	304	130000	130FFF		
	303	12F000	12FFFF		
18	:	:	:		
	288	120000	120FFF		
	287	11F000	11FFFF		
17	1	:			
.,	272	110000	110FFF		
	271	10F000	10FFFF		
16	1	101 000	:		
,0	256	100000	: 100FFF		
	255	0FF000h	0FFFFh		
15		0FF000H :			
15	1000		050555		
	240	0F0000h	0F0FFFh		



		055000)
	239	0EF000h	0EFFFh
14			<u> </u>
	224	0E0000h	0E0FFFh
	223	0DF000h	0DFFFFh
13		<u> </u>	
	208	0D0000h	0D0FFFh
	207	0CF000h	0CFFFFh
12			:
	192	0C0000h	0C0FFFh
	191	0BF000h	0BFFFFh
11		i i	
	176	0B0000h	0B0FFFh
	175	0AF000h	0AFFFFh
10		:	:
	160	0A0000h	0A0FFFh
	159	09F000h	09FFFFh
9		<u> </u>	
	144	090000h	090FFFh
	143	08F000h	08FFFFh
8			i
Ü	128	080000h	080FFFh
	127	07F000h	07FFFh
7	127	:	:
,	112	: 070000h	: 070FFFh
	111	06F000h	06FFFFh
6	111	:	00111111
O	96	: 060000h	: 060FFFh
	95	05F000h	05FFFFh
5	95	:	03111111
3	: 80	: 050000h	: 050FFFh
	79	04F000h	04FFFFh
4	19	:	U4FFFII :
4		•	
	64	040000h	040FFFh
•	63	03F000h	03FFFFh
3		<u></u>	<u> </u>
	48	030000h	030FFFh
_	47	02F000h	02FFFFh
2			
	32	020000h	020FFFh
	31	01F000h	01FFFFh
1			!
	16	010000h	010FFFh
	15	00F000h	00FFFFh
		<u> </u>	
	4	004000h	004FFFh
0	3	003000h	003FFFh
	2	002000h	002FFFh
	1	001000h	001FFFh
	0	000000h	000FFFh




OPERATING FEATURES

SPI Modes

The EN25F16 is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 3, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low. For Mode 3 the CLK signal is normally high. In either case data input on the DI pin is sampled on the rising edge of the CLK. Data output on the DO pin is clocked out on the falling edge of CLK.

Figure 3. SPI Modes



Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration t_{PP}).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive addresses on the same page of memory.

Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration t_{SE} t_{BE} or t_{CE}). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE or CE) can be achieved by not waiting for the worst case delay $(t_W, t_{PP}, t_{SE}, t_{BE})$ or t_{CE} . The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, Write Status Register). The device then goes into the Standby Power mode. The device consumption drops to I_{CC1} .

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to I_{CC2} . The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.





All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.

Status Register. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions.

WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

BP2, **BP1**, **BP0** bits. The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions.

SRP bit / OTP_LOCK bit The Status Register Protect (SRP) bit is operated in conjunction with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRP, BP2, BP1, BP0) become read-only bits.

In OTP mode, this bit is served as OTP_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP_LOCK value is equal 0, after OTP_LOCK is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP_LOCK bit can only be programmed once.

Note: In OTP mode, the WRSR command will ignore any input data and program OTP_LOCK bit to 1, user must clear the protect bits before enter OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the EN25F16 provides the following data protection mechanisms:

- Power-On Reset and an internal timer (tpuw) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP2, BP1, BP0) bits allow part of the memory to be configured as read-only.
 This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).



Table 3. Protected Area Sizes Sector Organization

Sta	tus Reg Conter		Memory Content				
BP2 Bit	BP1 Bit	BP0 Bit	Protect Areas	Addresses	Density(KB)	Portion	
0	0	0	None	None	None	None	
0	0	1					
0	1	0		RFU	RFU	RFU	
0	1	1	RFU				
1	0	0	KFU				
1	0	1	1				
1	1	0	1				
1	1	1	All	000000h-1FFFFFh	2048KB	All	

Note: RFU = Reserved for future use

Hold Function

The Hold (HOLD) signal is used to pause any serial communications with the device without resetting the clocking sequence. However, taking this signal Low does not terminate any Write Status Register, Program or Erase cycle that is currently in progress.

To enter the Hold condition, the device must be selected, with Chip Select (CS#) Low. The Hold condition starts on the falling edge of the Hold (HOLD) signal, provided that this coincides with Serial Clock (CLK) being Low (as shown in Figure 4.).

The Hold condition ends on the rising edge of the Hold (HOLD) signal, provided that this coincides with Serial Clock (CLK) being Low.


If the falling edge does not coincide with Serial Clock (CLK) being Low, the Hold condition starts after Serial Clock (CLK) next goes Low. Similarly, if the rising edge does not coincide with Serial Clock (CLK) being Low, the Hold condition ends after Serial Clock (CLK) next goes Low. (This is shown in Figure 4.).

During the Hold condition, the Serial Data Output (DO) is high impedance, and Serial Data Input (DI) and Serial Clock (CLK) are Don't Care.

Normally, the device is kept selected, with Chip Select (CS#) driven Low, for the whole duration of the Hold condition. This is to ensure that the state of the internal logic remains unchanged from the moment of entering the Hold condition.

If Chip Select (CS#) goes High while the device is in the Hold condition, this has the effect of resetting the internal logic of the device. To restart communication with the device, it is necessary to drive Hold (HOLD) High, and then to drive Chip Select (CS#) Low. This prevents the device from going back to the Hold condition.

Figure 4. Hold Condition Waveform





INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 4. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast_Read), Read Status Register (RDSR) or Release from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must driven High when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

In the case of multi-byte commands of Page Program (PP), and Release from Deep Power Down (RES) minimum number of bytes specified has to be given, without which, the command will be ignored.

In the case of Page Program, if the number of byte after the command is less than 4 (at least 1 data byte), it will be ignored too. In the case of SE and BE, exact 24-bit address is a must, any less or more will cause the command to be ignored.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.

Table 4. Instruction Set

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06h						
Write Disable / Exit OTP mode	04h						
Read Status Register	05h	(S7-S0) ⁽¹⁾					continuous ⁽²⁾
Write Status Register	01h	S7-S0					
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	continuous
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Sector Erase	20h	A23-A16	A15-A8	A7-A0			
Block Erase	D8h/ 52h	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/ 60h						
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)		(3)
Release from Deep Power-down							



Manufacturer/	90h	dummy	dummv	00h	(M7-M0)	(ID7-ID0)	(4)
Device ID		duililiy	duililly	01h	(ID7-ID0)	(M7-M0)	
Read Identification	9Fh	(M7-M0)	(ID15-ID8)	(ID7-ID0)	(5)		
Enter OTP mode	3Ah						

Notes:

- 1. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin.
- 2. The Status Register contents will repeat continuously until CS# terminate the instruction.
- 3. The Device ID will repeat continuously until CS# terminate the instruction.
- 4. The Manufacturer ID and Device ID bytes will repeat continuously until CS# terminate the instruction. 00h on Byte 4 starts with MID and alternate with DID, 01h on Byte 4 starts with DID and alternate with MID.
- 5. (M7-M0): Manufacturer, (ID15-ID8): Memory Type, (ID7-ID0): Memory Capacity

Table 5. Manufacturer and Device Identification

OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			14h
90h	1Ch		14h
9Fh	1Ch	3115h	

Write Enable (WREN) (06h)

The Write Enable (WREN) instruction (Figure 5) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving Chip Select (CS#) Low, sending the instruction code, and then driving Chip Select (CS#) High.




Figure 5. Write Enable Instruction Sequence Diagram

Write Disable (WRDI) (04h)

The Write Disable instruction (Figure 6) resets the Write Enable Latch (WEL) bit in the Status Register to a 0 or exit from OTP mode to normal mode. The Write Disable instruction is entered by driving Chip Select (CS#) low, shifting the instruction code "04h" into the DI pin and then driving Chip Select (CS#) high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase (BE) and Chip Erase instructions.






Figure 6. Write Disable Instruction Sequence Diagram

Read Status Register (RDSR) (05h)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 7.




Figure 7. Read Status Register Instruction Sequence Diagram

Table 6. Status Register Bit Locations

S	7	S6	S5	S4	S3	S2	S1	S0
SRP Status Register Protect	OTP_LOCK bit (note 1)		-	BP2 (Block Protected bits)	BP1 (Block Protected bits)	BP0 (Block Protected bits)	WEL (Write Enable Latch)	WIP (Write In Progress bit)
1 = status register write disable	1 = OTP sector is protected	Reserved bits	Reserved bits	(note 2)	(note 2)	(note 2)	1 = write enable 0 = not write enable	1 = write operation 0 = not in write operation
Non-vola	atile bit			Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note

- 1. In OTP mode, SRP bit is served as OTP_LOCK bit.
- 2. See the table "Protected Area Sizes Sector Organization".



The status and control bits of the Status Register are as follows:

WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

BP2, BP1, BP0 bits. The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Page Program (PP) Sector Erase (SE) and , Block Erase (BE), instructions. The Block Protect (BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) instruction is executed if, and only if, all Block Protect (BP2, BP1, BP0) bits are 0.

Reserved bit. Status register bit locations 5 and 6 are reserved for future use. Current devices will read 0 for these bit locations. It is recommended to mask out the reserved bit when testing the Status Register. Doing this will ensure compatibility with future devices.

SRP bit / OTP_LOCK bit. The Status Register Protect (SRP) bit is operated in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode (when the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low). In this mode, the non-volatile bits of the Status Register (SRP, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

In OTP mode, this bit is served as OTP_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP_LOCK value is equal 0, after OTP_LOCK is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP_LOCK bit can only be programmed once.

Note: In OTP mode, the WRSR command will ignore any input data and program OTP_LOCK bit to 1, user must clear the protect bits before enter OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (DI).

The instruction sequence is shown in Figure 8. The Write Status Register (WRSR) instruction has no effect on S6, S5, S1 and S0 of the Status Register. S6 and S5 are always read as 0. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (whose duration is t_W) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3.. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected



Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

NOTE: In the OTP mode, WRSR command will ignore input data and program OTP_LOCK bit to 1.




Figure 8. Write Status Register Instruction Sequence Diagram

Read Data Bytes (READ) (03h)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte address (A23-A0), each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency fR, during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 9. Read Data Instruction Sequence Diagram



Read Data Bytes at Higher Speed (FAST_READ) (0Bh)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST_READ) instruction is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency F_R, during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The Read Data Bytes at Higher Speed (FAST_READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 10. Fast Read Instruction Sequence Diagram



Page Program (PP) (02h)

The Page Program (PP) instruction allows bytes to be programmed in the memory. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, three address bytes and at least one data byte on Serial Data Input (DI). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 11. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.

Chip Select (CS#) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed.

As soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP2, BP1, BP0) bits (see Table 3) is not executed.




Figure 11. Page Program Instruction Sequence Diagram



Sector Erase (SE) (20h)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Sector (see Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 12. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP2, BP1, BP0) bits (see Table 3) is not executed.




Figure 12. Sector Erase Instruction Sequence Diagram

Block Erase (BE) (D8h/52h)

The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three address bytes on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 13. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose duration is tSE) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP2, BP1, BP0) bits (see Table 3) is not executed.






Figure 13 Block Erase Instruction Sequence Diagram

Chip Erase (CE) (C7h/60h)

The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Chip Erase (CE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 14. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Chip Erase instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Chip Erase (CE) instruction is executed only if all Block Protect (BP2, BP1, BP0) bits are 0. The Chip Erase (CE) instruction is ignored if one, or more, sectors are protected.




Figure 14. Chip Erase Instruction Sequence Diagram



Deep Power-down (DP) (B9h)

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase instructions.

Driving Chip Select (CS#) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-down mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, to reduce the standby current (from ICC1 to ICC2, as specified in Table 9.).

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. This releases the device from this mode. The Release from Deep Power-down and Read Device ID (RDI) instruction also allows the Device ID of the device to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at Power-down, and the device always Powers-up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 15.Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (CS#) is driven High, it requires a delay of t_{DP} before the supply current is reduced to ICC2 and the Deep Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 15. Deep Power-down Instruction Sequence Diagram

Release from Deep Power-down and Read Device ID (RDI)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. Executing this instruction takes the device out of the Deep Power-down mode.

Please note that this is not the same as, or even a subset of, the JEDEC 16-bit Electronic Signature that is read by the Read Identifier (RDID) instruction. The old-style Electronic Signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit Electronic Signature, and the Read Identifier (RDID) instruction.

When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in Figure 16. After



the time duration of t_{RES1} (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 17. The Device ID value for the EN25F16 are listed in Table 5. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by t_{RES2}, and Chip Select (CS#) must remain High for at least t_{RES2} (max), as specified in Table 11. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Device ID (RDI) instruction always provides access to the 8bit Device ID of the device, and can be applied even if the Deep Power-down mode has not been entered.

Any Release from Deep Power-down and Read Device ID (RDI) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.




Figure 16. Release Power-down Instruction Sequence Diagram




Figure 17. Release Power-down / Device ID Instruction Sequence Diagram



Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for Eon (1Ch) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 18. The Device ID values for the EN25F16 are listed in Table 5. If the 24-bit address is initially set to 000001h the Device ID will be read first




Figure 18. Read Manufacturer / Device ID Diagram

Read Identification (RDID)(9Fh)

The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte.

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) instruction should not be issued while the device is in Deep Power down mode.

The device is first selected by driving Chip Select Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The



instruction sequence is shown in Figure 19. The Read Identification (RDID) instruction is terminated by driving Chip Select High at any time during data output.

When Chip Select is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.




Figure 19. Read Identification (RDID)

Enter OTP Mode (3Ah)

This Flash has an extra 128 bytes OTP sector, user must issue ENTER OTP MODE command to read, program or erase OTP sector. After entering OTP mode, the OTP sector is mapping to sector 511, **SRP bit** becomes OTP_LOCK bit and can be read with RDSR command. Program / Erase command will be disabled when OTP_LOCK is '1'

WRSR command will ignore the input data and program LOCK_BIT to 1.

User must clear the protect bits before enter OTP mode.

OTP sector can only be program and erase when LOCK_BIT equal '0' and BP [2:0] = '000'. In OTP mode, user can read other sectors, but program/erase other sectors only allowed when OTP_LOCK equal '0'.

User can use WRDI (04h) command to exit OTP mode.

Table 7. OTP Sector Address

Sector	Sector Size	Address Range
511	128 byte	1FF000 – 1FF07Fh

Note: The OTP sector is mapping to sector 511






Figure 20. Enter OTP Mode

Power-up Timing




Figure 21. Power-up Timing

Table 8. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
t _{VSL} (1)	V _{CC} (min) to CS# low	10		μs
t _{PUW} (1)	Time delay to Write instruction	1	10	ms
VWI(1)	Write Inhibit Voltage	1	2 .5	V

Note:

- 1. The parameters are characterized only.
- 2. VCC (max.) is 3.6V and VCC (min.) is 2.7V

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



Table 9. DC Characteristics

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7\text{-}3.6V)$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current			± 2	μA
I _{LO}	Output Leakage Current			± 2	μΑ
I _{CC1}	Standby Current	$CS\# = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		5	μA
I _{CC2}	Deep Power-down Current	$CS\# = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$		5	μΑ
loos	Operating Current (READ)	CLK = 0.1 V_{CC} / 0.9 V_{CC} at 100MHz, DQ = open		25	mA
ICC3	Operating Current (READ)	CLK = 0.1 V_{CC} / 0.9 V_{CC} at 75MHz, DQ = open		20	mA
I _{CC4}	Operating Current (PP)	CS# = V _{CC}		28	mA
I _{CC5}	Operating Current (WRSR)	CS# = V _{CC}		18	mA
I _{CC6}	Operating Current (SE)	CS# = V _{CC}		25	mA
I _{CC7}	Operating Current (BE)	CS# = V _{CC}		25	mA
V _{IL}	Input Low Voltage		- 0.5	0.2 V _{CC}	V
V _{IH}	Input High Voltage		0.7V _{CC}	V _{CC} +0.4	V
V _{OL}	Output Low Voltage	I _{OL} = 1.6 mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA	V _{CC} -0.2		V

Table 10. AC Measurement Conditions

Symbol	Parameter	Min.	Max.	Unit
C _L	Load Capacitance	20	/30	pF
	Input Rise and Fall Times		5	ns
	Input Pulse Voltages	0.2V _{CC} 1	o 0.8V _{CC}	V
	Input Timing Reference Voltages	0.3V _{CC} to 0.7V _{CC}		V
	Output Timing Reference Voltages	V _{C0}	, / 2	V

Notes:

1. $C_L = 20 \text{ pF}$ when CLK=100MHz, $C_L = 30 \text{ pF}$ when CLK=75MHz,




Figure 22. AC Measurement I/O Waveform



Table 11.100MHz AC Characteristics

 $(T_0 = -40^{\circ}C \text{ to } 85^{\circ}C : V_{CC} = 2.7-3.6V)$

Symbol	Alt	Parameter	Min	Тур	Max	Unit
F_R	f _C	Serial Clock Frequency for: FAST_READ, PP, SE, BE, DP, RES, WREN, WRDI, WRSR	D.C.		100	MHz
f_R		Serial Clock Frequency for READ, RDSR, RDID	D.C.		66	MHz
t _{CH} 1		Serial Clock High Time	4			ns
t _{CL} ¹		Serial Clock Low Time	4			ns
t_{CLCH}^2		Serial Clock Rise Time (Slew Rate)	0.1			V / ns
t _{CHCL} ²		Serial Clock Fall Time (Slew Rate)	0.1			V / ns
t _{SLCH}	t _{CSS}	CS# Active Setup Time	5			ns
t _{CHSH}		CS# Active Hold Time	5			ns
t _{SHCH}		CS# Not Active Setup Time	5			ns
t _{CHSL}		CS# Not Active Hold Time	5			ns
$t_{\rm SHSL}$	t _{CSH}	CS# High Time	100			ns
t _{SHQZ} ²	t _{DIS}	Output Disable Time			6	ns
t_{CLQX}	t _{HO}	Output Hold Time	0			ns
t_{DVCH}	t _{DSU}	Data In Setup Time	2			ns
t _{CHDX}	t _{DH}	Data In Hold Time	5			ns
t _{HLCH}		HOLD# Low Setup Time (relative to CLK)	5			ns
t _{HHCH}		HOLD# High Setup Time (relative to CLK)	5			ns
t _{CHHH}		HOLD# Low Hold Time (relative to CLK)	5			ns
t _{CHHL}		HOLD# High Hold Time (relative to CLK)	5			ns
t _{HLQZ} ²	t _{HZ}	HOLD# Low to High-Z Output			6	ns
t _{HHQX} ²	t _{LZ}	HOLD# High to Low-Z Output			6	ns
t _{CLQV}	t _V	Output Valid from CLK			8	ns
t_{WHSL}^{3}		Write Protect Setup Time before CS# Low	20			ns
t _{SHWL} ³		Write Protect Hold Time after CS# High	100			ns
t _{DP} ²		CS# High to Deep Power-down Mode			3	μs
t _{RES1} ²		CS# High to Standby Mode without Electronic Signature read			3	μs
t _{RES2} ²		CS# High to Standby Mode with Electronic Signature read			1.8	μs
t_W		Write Status Register Cycle Time		10	15	ms
t _{PP}		Page Programming Time		1.3	5	ms
t_{SE}		Sector Erase Time		0.09	0.3	s
t_{BE}		Block Erase Time		0.4	2	s
t_{CE}		Chip Erase Time		7	35	s

Note: 1. t_{CH} + t_{CL} must be greater than or equal to 1/ f_C

2. Value guaranteed by characterization, not 100% tested in production.

3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.






Figure 23. Serial Output Timing




Figure 24. Input Timing




Figure 25. Hold Timing



ABSOLUTE MAXIMUM RATINGS

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

Parameter	Value	Unit
Storage Temperature	-65 to +150	°C
Plastic Packages	-65 to +125	°C
Output Short Circuit Current ¹	200	mA
Input and Output Voltage (with respect to ground) 2	-0.5 to +4.0	V
Vcc	-0.5 to +4.0	V

Notes:


- 1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.
- 2. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V_{ss} to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is $V_{cc} + 0.5$ V. During voltage transitions, outputs may overshoot to $V_{cc} + 1.5$ V for periods up to 20ns. See figure below.

RECOMMENDED OPERATING RANGES¹

Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 85	°C
Operating Supply Voltage Vcc	Full: 2.7 to 3.6	V

Notes:

^{1.} Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform

Maximum Positive Overshoot Waveform



Table 12. DATA RETENTION and ENDURANCE

Parameter Description	Test Conditions	Min	Unit
	150°C	10	Years
Data Retention Time	125°C	20	Years
Erase/Program Endurance	-40 to 85 °C	100k	cycles

Table 13. CAPACITANCE

($V_{CC} = 2.7-3.6V$)


Parameter Symbol	Parameter Description	Test Setup	Тур	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0		8	pF

Note : Sampled only, not 100% tested, at $T_A = 25$ °C and a frequency of 20MHz.



PACKAGE MECHANICAL

Figure 26. SOP 200 mil (official name = 208 mil)




SYMBOL	DIMENSION IN MM			
STIMBOL	MIN.	NOR	MAX	
Α	1.75	1.975	2.20	
A1	0.05	0.15	0.25	
A2	1.70	1.825	1.95	
D	5.15	5.275	5.40	
E	7.70	7.90	8.10	
E1	5.15	5.275	5.40	
е		1.27		
b	0.35	0.425	0.50	
Ĺ	0.5	0.65	0.80	
θ	00	4 ⁰	8 ⁰	

Note: 1. Coplanarity: 0.1 mm

2. Max. allowable mold flash is 0.15 mm at the pkg ends, 0.25 mm between leads.



Figure 27. VDFN8 (5x6mm)




Controlling dimensions are in millimeters (mm).


SYMBOL	DIM	DIMENSION IN MM		
STIVIDOL	MIN.	NOR	MAX	
Α	0.70	0.75	0.80	
A 1	0.00	0.02	0.04	
A2		0.20		
D	5.90	6.00	6.10	
E	4.90	5.00	5.10	
D2	3.30	3.40	3.50	
E2	3.90	4.00	4.10	
е		1.27		
b	0.35	0.40	0.45	
L	0.55	0.60	0.65	

Note: 1. Coplanarity: 0.1 mm



Figure 28. PDIP8






SYMBOL	DIMENSION IN INCH			
STWIBOL	MIN.	NOR	MAX	
Α			0.210	
A 1	0.015			
A2	0.125	0.130	0.135	
D	0.355	0.365	0.400	
E	0.300	0.310	0.320	
E1	0.245	0.250	0.255	
L	0.115	0.130	0.150	
e _B	0.310	0.350	0.375	
Θ ⁰	0	7	15	



ORDERING INFORMATION



EN = Eon Silicon Solution Inc. 25F = 3V Serial 4KByte Uniform-Sector FLASH 16 = 16 Megabit (2048 K x 8)



Revisions List

Revision No	Description	Date
A	Preliminary draft	2007/05/02
В	 Correct the extra OTP sector from 256 bytes to 512 bytes on page 1 and 22. Correct the OTP sector is mapping to sector from 255 to 511 on page 22. 	2008/03/10
	 Update the Table 6. Status Register Bit Locations on page 12. Modify the Figure 17 on page 20 for the starting point of t_{RES2} Modify the Figure 18 on page 21 revise the manufacture ID to 1Ch the number of clock count to cover the manufacture ID should be 31 to 38 and the last clock to clock out device ID is 46. Modify the Figure 19 in page 22, the clock count to cover the device ID should be from 15 to 31 	
	7. Change Table 10. 100MHz AC Characteristics t _{CLQV} from 6 ns to 8 ns on page 25	
С	Remove C grade option of temperature range on page 1 and page 34	2008/06/23
D	 Add Eon products' New top marking "cFeon" information on page 1. Add the description "Serial Interface Architecture "and modify active current (typical) from 5mA to 12mA on page 2. List the Note 4 for 90h command in Table 4 on page 12. Update Table 6. Status Register Bit Locations on page 13. Add Table 7. OTP Sector Address on page 23. Add Note "Vcc (max) is 3.6V and Vcc (min) is 2.7V " in Table 8 on page 24. Modify I_{CC3} from "Q = open" to " DQ = open " in Table 9 on page 25 Correct the typo "tCLH to tCH" \ "tCLL to tCL" \ "tHHQZ to tHHQX" in Table 11 and Table 12 on page 26 and 27. Modify Storage Temperature from "-65 to + 125" to "-65 to +150" on page 29 Delete Latch up Characteristics Table from version C. Modify official name from 209mil to 208mil and delete dimension " c " in Figure 26 on page 31. Modify Figure 28. VDFN8 (5x6mm) dimension A from 0.80 to 0.75 on page 32. 	2008/12/18
E	 Update Page program, Sector erase and Block erase time parameter on page2, 26 and 27. Modify Icc4, Icc5, Icc6 and Icc7 on page 25. 	2009/01/20
F	 Modify Chip erase time (typical) from 18 s to 7s on page 2 and 25 Change OTP security sector from 512 byte to 128 byte and update table 7 on page 2 and 22. Remove the Protected Area Sizes definition of BP2 BP1 and BP0 = 001 to 110 in table 3 on page 9. Remove 16 pin SOP 300mil package information from version E Remove speed 75MHz information from version E. Update the VDFN package (D2 from 4.23mm to 3.4mm) on page 30 and 32. 	2009/03/16

Revision History

Revision 1.0 (13 Dec. 2001)

- Original

Revision 1.1 (10 Jan. 2002)

- Add -6 spec

Revision 1.2 (30 Jan. 2002)

- Delete Page44 PACKING DIMENSION 54-LEAD TSOP(II) SDRAM (400mil) (1:4).

Revision 1.3 (26 Apr. 2002)

- tRFC: 60ns. (Page5)

Revision 1.4 (21 Oct. 2002)

- Add -5, Delete -8. (P1,4~7)

Revision 1.5 (24 Dec. 2002)

- Delete -5 spec (AC/DC). (page 1,4~7)

Revision 1.6 (13 Feb. 2003)

- Change Icc5 / Icc3p /Icc3ps : Icc5=130mA-->Icc5=180mA / Icc3p=5mA-->Icc3p=10mA / Icc3ps=5mA-->Icc3ps=10mA (page 4)

Revision 1.7 (03 Mar. 2003)

- tRAS = 45ns --> tRAS = 42ns. (page 5,7)

Revision 1.8 (30 Jul. 2003)

- DQM with clock suspended(Full Page Read) needs modified to describe "Full Page". (page 17)

Revision 1.9 (22 Oct. 2003)

- Modify refresh period. (page 1,13,23,40,41)

Revision 2.0 (17 Dec. 2003)

- Delete "The write burst length is programmed using A9
- Test mode use A7~A8
- Vendor specific options use A9, A10~A11 and A12~BA0

Revision 2.1 (21Jul. 2004)

- Correct typing error→ Page18(tCCD→tCDL), Page22(Note4, Note6), Page23(Note8→Note6), Page29(Note3, Note4)
- Correct plot1.2 clock suspended during read(Page17)
- Correct plot1.2 read interrupted by precharge(Page22)Delete -5 spec (AC/DC). (page 1,4~7)

Revision 2.2 (21 Jan. 2005)

- Add pb-free product number(Page1,7)

Revision 2.3 (17 Mar. 2005)

- Add Pb-free to ordering information
- Modify P8 for bank precharge state to idle state

Revision 2.4 (12 Jul. 2005)

- Rename Pb to Non-Pb-free on ordering info.
- Modify ICC1; ICC2N; ICC3N; 1CC4; ICC5 spec

Revision 2.5 (30 Sep. 2005)

- Add -5T speed grade spec

Revision 2.6 (11 Nov. 2005)

- Modify tCC and tSAC spec

-5T: tCC = 7ns → tCC = 10nstSAC = 5ns → tSAC = 6ns

-6T: tCC = 8ns → tCC = 10ns

Publication Date: May 2008 Revision: 3.3 1/46

Revision 2.7 (19Jun. 2006)

- Add BRSW mode

Revision 2.8 (06 Jul. 2006)

- Modify some description for BRSW.

Revision 2.9 (08 Dec. 2006)

- Add BGA type to ordering information

Revision 3.0 (16 Mar. 2007)

- Delete the mark of BGA package in packing diemension

Revision 3.1 (31 Jul. 2007)

- Modify Icc2N test condition (/CS <= VIH → /CS >= VIH)

Revision 3.2 (09 Oct. 2007)

- Modify tSHZ timing

Revision 3.3 (05 May. 2008)

- Add Revision History
- Rename A13, A12 to BA0, BA1
- Delete frequency vs. AC parameter relationship table

Publication Date: May 2008 Revision: 3.3 2/46

SDRAM

1M x 16 Bit x 4 Banks Synchronous DRAM

FEATURES

- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
 - CAS Latency (2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- DQM for masking
- Auto & self refresh
- 15.6 μ s refresh interval

ORDERING INFORMATION

PRODUCT NO.	MAX FREQ.	PACKAGE	Comments
M12L64164A-5TG	200MHz	54 TSOP II	Pb-free
M12L64164A-6TG	166MHz	54 TSOP II	Pb-free
M12L64164A-7TG	143MHz	54 TSOP II	Pb-free
M12L64164A-5BG	200MHz	54 VBGA	Pb-free
M12L64164A-6BG	166MHz	54 VBGA	Pb-free
M12L64164A-7BG	143MHz	54 VBGA	Pb-free

GENERAL DESCRIPTION


The M12L64164A is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 16 bits. Synchronous design allows precise cycle controls with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

PIN ASSIGNMENT


Top View

V_{DD} 1 54 🗖 Vss DQ0 🗖 2 53 DQ15 VDDQ ☐3 52 Vssq DQ1 51 DQ14 50 DQ13 DQ2 🗖 5 Vssq □ 6 49 VDDQ DQ3 🗖 7 48 DQ12 47 DQ11 DQ4 **□** 8 VDDQ □ 9 46 Vssq DQ5 🗖 10 45 DQ10 DQ6 🗖 11 44 DQ9 Vssq 🗖 12 43 VDDQ 42 DQ8 DQ7 🗖 13 VDD ☐ 14 41 Vss LDQM 🗖 15 40 NC **WE** ☐ 16 39 UDQM CAS 🗖 17 38 CLK 37 CKE RAS 🗖 18 36 □ NC <u>CS</u> ☐ 19 BA0 🗖 20 35 A11 BA1 🗖 21 34 🗖 A9 33 A8 A₁₀/AP \square 22 32 A7 A₀ d 23 A1 🗖 24 31 A6 30 A A 5 A2 🗖 25 29 A4 A3 🗖 26 28 Vss 27 VDD

54 Ball FVBGA (8mmx8mm)



FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION DESCRIPTION

PIN	NAME	INPUT FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK , CKE and L(U)DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior new command. Disable input buffers for power down in standby.
A0 ~ A11	Address	Row / column address are multiplexed on the same pins. Row address : RA0~RA11, column address : CA0~CA7
BA1 , BA0	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read / write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column address on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ DQ15	Data Input / Output	Data inputs / outputs are multiplexed on the same pins.
VDD / VSS	Power Supply / Ground	Power and ground for the input buffers and the core logic.
VDDQ / VSSQ	Data Output Power / Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	No Connection	This pin is recommended to be left No Connection on the device.

Publication Date: May 2008 Revision: 3.3 4/46

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	Po	1	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATING are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITION

Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70 °C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	
Input logic high voltage	ViH	2.0		VDD+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	٧	IoL = 2mA
Input leakage current	lıL	-5	-	5	μΑ	3
Output leakage current	loL	-5	-	5	μΑ	4

Note: 1. $V_{IH(max)} = 4.6V$ AC for pulse width \leq 10ns acceptable.

2. $V_{IL(min)} = -1.5V$ AC for pulse width \leq 10ns acceptable.

3. Any input $0V \le V_{IN} \le V_{DD} + 0.3V$, all other pins are not under test = 0V.

4. Dout is disabled , $0V \le V_{OUT} \le V_{DD}$.

CAPACITANCE (VDD = 3.3V, TA = $25 \,^{\circ}$ C, f = 1MHZ)

PARAMETER	SYMBOL	MIN	MAX	UNIT
Input capacitance (A0 ~ A11, BA0 ~ BA1)	C _{IN1}	2	4	pF
Input capacitance (CLK, CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ & L(U)DQM)	C _{IN2}	2	4	pF
Data input/output capacitance (DQ0 ~ DQ15)	Соит	2	6	pF

Publication Date: May 2008 Revision: 3.3 **5/46**

DC CHARACTERISTICS

Recommended operating condition unless otherwise noted $\,^{,}$ TA = 0 to 70 $^{\circ}C$

DADAMETED	CVMDOL	TEST CONDITION	V	'ERSIO	N	UNIT	NOTE		
PARAMETER	SYMBOL	TEST CONDITION	-5	-6	-7	UNII	NOTE		
Operating Current (One Bank Active)	Icc1	Burst Length = 1, t $RC \ge t$ $RC(min)$, $I_{OL} = 0$ mA, $tcc = tcc(min)$	100 85 85						
Precharge Standby Current	Ісс2Р	$CKE \le V_{IL(max)}, tcc = tcc(min)$		2		mA			
in power-down mode	Icc2PS	CKE & CLK \leq V _{IL(max)} , tcc = ∞		1					
Precharge Standby Current	ICC2N	$\begin{array}{c} \text{CKE} \geq V_{\text{IH}(\text{min})}, \ \overline{\text{CS}} \geq V_{\text{IH}(\text{min})}, \ \text{tcc} = \text{tcc}(\text{min}) \\ \text{Input signals are changed one time during 2CLK} \end{array}$		20		mA			
in non power-down mode	Icc2NS	$CKE \ge V_{IH(min)}, CLK \le V_{IL(max)}, tcc = \infty$ input signals are stable		10					
Active Standby Current	Іссзр	$CKE \le V_{IL(max)}, tcc = tcc(min)$		10		mA			
in power-down mode	Іссзрѕ	CKE & CLK ≤ V _{IL(max)} , tcc = ∞		10	1117 (
Active Standby Current in non power-down mode (One Bank Active)	Іссзи	CKE \geq V _{IH} (min), $\overline{\text{CS}} \geq$ V _{IH} (min), tcc=15ns Input signals are changed one time during 2clks All other pins \geq V _{DD} -0.2V or \leq 0.2V		30		mA			
	Icc3NS	$CKE \ge V_{IH(min)}, CLK \le V_{IL(max)}, tcc = \infty$ input signals are stable	25			mA			
Operating Current (Burst Mode)	Icc4	IoL = 0 mA, Page Burst, All Bank active Burst Length = 4, CAS Latency = 3	180 150 140 m/				1,2		
Refresh Current	Icc5	$t_{RC} \ge t_{RC(min)}$, $t_{CC} = t_{CC}(min)$ 180 150 140 m							
Self Refresh Current	Icc6	CKE ≤ 0.2V		1		mA			


Note: 1. Measured with outputs open.

2. Input signals are changed one time during 2 CLKS.

Publication Date: May 2008 Revision: 3.3 6/46

AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70 °C)

PARAMETER	VALUE	UNIT
Input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall-time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit

(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

PARAM	IETER		SYMBOL		VERSION		UNIT	NOTE
				-5	-6	-7		
Row active to row	active delay		tRRD(min)	10	12	14	ns	1
RAS to CAS de	elay		tRCD(min)	15	18	20	ns	1
Row precharge tin	ne		tRP(min)	15	18	20	ns	1
Row active time		tRAS(min)	38 40 42		ns	1		
	Now do not mile		tRAS(max)		100		us	
	@ Operati	ng	tRC(min)	53	58	63	ns	1
Row cycle time	@ Auto re	fresh	tRFC(min)	55	60	70	ns	1,5
Last data in to col.	address de	lay	tCDL(min)		1		CLK	2
Last data in to row	precharge		tRDL(min)		2		CLK	2
Last data in to bur	st stop		tBDL(min)		1		CLK	2
Col. address to co	Col. address to col. address delay		tCCD(min)		1		CLK	3
Number of valid		CAS	S latency = 3	2			ea	4
Output data		CAS	S latency = 2		1		Ju	, T

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete with.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. A new command may be given trac after self refresh exit.

Publication Date: May 2008 Revision: 3.3 **7/46**

AC CHARACTERISTICS (AC operating condition unless otherwise noted)

			-	5	-	6	-	7		
PARAM	MATER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTE
CLK avalatima	CAS latency = 3	too	5	1000	6	1000	7	1000		1
CLK cycle time	CAS latency = 2	- tcc	10	1000	10	1000	10	1000	ns	'
CLK to valid	CAS latency = 3			4.5		5.5		6		4.0
output delay	CAS latency = 2	t sac		6		6		6	ns	1,2
Output data hold time	CAS latency = 3	toн -	2.0		2.5		2.5			
	CAS latency = 2		2.0		2.5		2.5		ns	2
CLK high pulsh widt	:h	tсн	2.5		2.5		2.5		ns	3
CLK low pulsh width	1	tcL	2.5		2.5		2.5		ns	3
Input setup time		tss	1.5		1.5		1.5		ns	3
Input hold time		tsн	1		1		1		ns	3
CLK to output in Low-Z		tsız	0		0		0		ns	2
CLK to output	CAS latency = 3	- tsuz		4.5		5.5		6	ns	_
in Hi-Z	CAS latency = 2	- tonz		6		6		6	113	

1. Parameters depend on programmed CAS latency.

If tr & tf is longer than 1ns. transient time compensation should be considered. i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.

Publication Date: May 2008 Revision: 3.3 8/46

^{2.} If clock rising time is longer than 1ns. (tr/2 - 0.5) ns should be considered.

^{3.} Assumed input rise and fall time (tr & tf) =1ns.

SIMPLIFIED TRUTH TABLE

	COMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA0 BA1	A10/AP	A11 A9~A0	Note	
Register	Mode Regis	ter set	Н	Х	L	L	L	L	Х		OP CO	DE	1,2	
	Auto Refres	h		Н									3	
Refresh	Self	Entry	Н	L	L	L	L	H	X		Х		3	
	Refresh	Ev.i4				L	Н	Н	Н	Х		Х		3
		Exit	L	Н	Н	Х	Х	Х	Х		^		3	
Bank A	ctive & Row	Addr.	Н	Х	L	L	Н	Н	Х	V	Row	Address		
Read &	Auto Pred	harge Disable	Н	х	L	Н	L	Н	Х	V	L	Column Address	4	
Column Address	Auto Pred	harge Enable		^	-		-		^	V	Н	(A0~A7)	4,5	
Write &	Auto Pred	harge Disable	П	х		Н		L	Х	V	L	Column Address	4	
Column Address Auto Pre		harge Enable	H	^	L		L		^	V	Н	(A0~A7)	4,5	
	Burst Stop		Н	Х	L	Н	Н	L	Х		Х		6	
Precharge	Bank Sele	Bank Selection		х	L	L	Н	L	Х	V	L	Х		
Frecharge	All Banks	All Banks		^	_		''	-		Х	Н			
Clock Suspend of		Foto:	Н		Н	Х	Х	Х	Х					
Active Power Do		Entry		L	L	V	V	V	1 ^	X				
		Exit	L	Н	Х	Х	Х	Х	Х					
		F.			Н	Х	Х	Х	\ \ \					
Drockerge Dowe	r Down Mode	Entry	Н	L	L	Н	Н	Н	X		Х			
Precharge Powe	I DOWN MODE				Н	Х	Х	Х			•			
		Exit	L	Н	L	V	V	V	X					
DQM			Н			X	l		V		Х		7	
				H X X X										
No Operating Co	mmand		Н	X	L	Н	Н	Н	X		X			

(V = Valid, X = Don't Care. H = Logic High, L = Logic Low)

Note: 1.OP Code: Operating Code

A0~A11 & BA0, BA1: Program keys. (@ MRS)

2.MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge of command is meant by "Auto".

Auto/self refresh can be issued only at all banks idle state.

4.BA0, BA1: Bank select addresses.

If both BA0 and BA1 are "Low" at read ,write , row active and precharge ,bank A is selected.

If both BA0 is "Low" and BA1 is "High" at read ,write , row active and precharge ,bank B is selected.

If both BA0 is "High" and BA1 is "Low" at read ,write , row active and precharge ,bank C is selected.

If both BA0 and BA1 are "High" at read ,write , row active and precharge ,bank D is selected If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

6.Burst stop command is valid at every burst length.

7.DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after.(Read DQM latency is 2)

> Publication Date: May 2008 Revision: 3.3 9/46



MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA0, BA1	A11~A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	RFU	RFU	W.B.L	TM		CA	S Late	ncy	ВТ	Bu	rst Len	gth

	Te	est Mode		CAS	Laten	су	Bu	rst Type	Burst Length					
A8	A7	Туре	A6	A 5	A4	Latency	А3	Type	A2	A 1	A0	BT = 0	BT = 1	
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1	
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2	
1	0 Reserved		0	1	0	2			0	1	0	4	4	
1	1	Reserved	0	1	1	3			0	1	1	8	8	
	Write Burst Length		1	0	0	Reserved			1	0	0	Reserved	Reserved	
A9 Length		1	0	1	Reserved			1	0	1	Reserved	Reserved		
0	0 Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved	
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved	

Full Page Length: 256

POWER UP SEQUENCE

- 1.Apply power and start clock, Attempt to maintain CKE = "H", DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

- 1. RFU(Reserved for future use) should stay "0" during MRS cycle.
- 2. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
- 3. The full column burst (256 bit) is available only at sequential mode of burst type.

Publication Date: May 2008 Revision: 3.3 10/46



BURST SEQUENCE (BURST LENGTH = 4)

Initial A	Adrress		Sequ	ential		Interleave							
A1	A0		-										
0	0	0	1	2	3	0	1	2	3				
0	1	1	2	3	0	1	0	3	2				
1	0	2	3	0	1	2	3	0	1				
1	1	3	0	1	2	3	2	1	0				

BURST SEQUENCE (BURST LENGTH = 8)

	Sequential								Interleave									
A2	A1	A0																
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

DEVICE OPERATIONS

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between $V_{\rm IL}$ and $V_{\rm IH}$. During operation with CKE high all inputs are assumed to be in valid state (low or high) for the duration of setup and hold time around positive edge of the clock for proper functionality and Icc specifications.

CLOCK ENABLE(CKE)

The clock enable (CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

BANK ADDRESSES (BA0,BA1)

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The BA0 and BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The banks addressed BA0 and BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0~A11)

The 20 address bits are required to decode the 1,048,576 word locations are multiplexed into 12 address input pins (A0~A11). The 12 row addresses are latched along with $\overline{\text{RAS}}$ and BA0,BA1 during bank active command. The 8 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0,BA1 during read or with command.

NOP and DEVICE DESELECT

When \overline{RAS} , \overline{CAS} and \overline{WE} are high, The SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting \overline{CS} high. \overline{CS} high disables the command decoder so that \overline{RAS} , \overline{CAS} , \overline{WE} and all the address inputs are ignored.

POWER-UP

- 1.Apply power and start clock, Attempt to maintain CKE = "H", DQM = "H" and the other pins are NOP condition at the inputs.
- Maintain stable power, stable clock and NOP input condition for minimum of 200us.
- Issue precharge commands for both banks of the devices.
- 4.Issue 2 or more auto-refresh commands.
- 5.Issue a mode register set command to initialize the mode register.
 - cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on CS, RAS, CAS and WE (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins A0~A11 and BA0,BA1 in the same cycle as $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and WE going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields into depending on functionality. The burst length field uses A0~A2, burst type uses A3, CAS latency (read latency from column address) use A4~A6, vendor specific options or test mode use A7~A8, A10/AP~A11 and BA0,BA1. The write burst length is programmed using A9. A7~A8, A10/AP~A11 and BA0, BA1 must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

> Publication Date: May 2008 Revision: 3.3 12/46

DEVICE OPERATIONS (Continued)

BANK ACTIVATE

The bank activate command is used to select a random row in an idle bank. By asserting low on RAS and CS with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of tRCD (min) from the time of bank activation. tRCD is the internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing tRCD (min) with cycle time of the clock and then rounding of the result to the next higher integer. The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high requiring some time for power supplies to recover before another bank can be sensed reliably. trrd (min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to tred specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by tras (min). Every SDRAM bank activate command must satisfy tras (min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by tras (max) and tras (max) can be calculated similar to tRCD specification.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on \overline{CS} and \overline{RAS} with \overline{WE} being high on the positive edge.

CS and RAS with WE being high on the positive edge of the clock. The bank must be active for at least trop (min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length

and burst sequence. By asserting low on $\overline{\text{CS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be complete by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and procreating the bank trdl after the last data input to be written into the active row. See DQM OPERATION

DQM OPERATION

The DQM is used mask input and output operations. It works similar to \overline{OE} during operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interrupts of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is required. Please refer to DQM timing diagram also.

PRECHARGE

The precharge is performed on an active bank by asserting low on clock cycles required between bank activate and clock cycles required between bank activate and CS, RAS, WE and A10/AP with valid BA0, BA1 of the bank to be procharged. The precharge command can be asserted anytime after tras (min) is satisfy from the bank active command in the desired bank, trp is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing tRP with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by tras (max). Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to power-down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

> Publication Date: May 2008 Revision: 3.3 13/46

DEVICE OPERATIONS (Continued)

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy tras (min) and "trp" for the programmed burst length and CAS latency. The auto precharge command is issued at the same time as burst write by asserting high on A10/AP, the bank is precharge command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

BOTH BANKS PRECHARGE

Precharge all command. Asserting low on \overline{CS} , \overline{RAS} , and \overline{WE} with high on A10/AP after all banks have satisfied tras (min) requirement, performs precharge on all banks. At the end of trap after performing precharge all, all banks are in idle state.

Both banks can be precharged at the same time by using

AUTO REFRESH

The storage cells of SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on CS, RAS and CAS with high on CKE and WE. The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by trec (min). The minimum number of clock cycles required can be calculated by driving trec with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The auto refresh cycle can be performed once in 15.6us.

SELF REFRESH

The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing is internally generated to reduce power consumption. The self refresh mode is entered from all banks idle state by asserting low on $\overline{\text{CS}}$,

 $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and CKE with high on $\overline{\text{WE}}$. Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including clock are ignored to remain in the refresh.

The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of trec before the SDRAM reaches idle state to begin normal operation.

Publication Date: May 2008 Revision: 3.3 14/46

COMMANDS

Mode register set command

 $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE} = Low)$

The M12L64164A has a mode register that defines how the device operates. In this command, A0 through A11, BA0 and BA1 are the data input pins. After power on, the mode register set command must be executed to initialize the device.

The mode register can be set only when all banks are in idle state. During 2CLK (trsc) following this command, the M12L64164A cannot accept any other commands.




Fig. 1 Mode register set command

Activate command

 $(\overline{CS}, \overline{RAS} = Low, \overline{CAS}, \overline{WE} = High)$

The M12L64164A has four banks, each with 4,096 rows.

This command activates the bank selected by BA1 and BA0 (BS) and a row address selected by A0 through A11.

This command corresponds to a conventional DRAM's RAS falling.




Fig. 2 Row address stroble and bank active command

Precharge command

 $(\overline{CS}, \overline{RAS}, \overline{WE} = Low, \overline{CAS} = High)$

This command begins precharge operation of the bank selected by BA1 and BA0 (BS). When A10 is High, all banks are precharged, regardless of BA1 and BA0. When A10 is Low, only the bank selected by BA1 and BA0 is precharged.

After this command, the M12L64164A can't accept the activate command to the precharging bank during tRP (precharge to activate command period).

This command corresponds to a conventional DRAM's RAS rising.




Fig. 3 Precharge command

Write command

 $(\overline{CS}, \overline{CAS}, \overline{WE} = Low, \overline{RAS} = High)$

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst can be input with this command with subsequent data on following clocks.




Fig. 4 Column address and write command

Read command

 $(\overline{CS}, \overline{CAS} = Low, \overline{RAS}, \overline{WE} = High)$

Read data is available after $\overline{\text{CAS}}$ latency requirements have been met. This command sets the burst start address given by the column address.




Fig. 5 Column address and read command

CBR (auto) refresh command

 $(\overline{CS}, \overline{RAS}, \overline{CAS} = Low, \overline{WE}, CKE = High)$

This command is a request to begin the CBR refresh operation. The refresh address is generated internally.

Before executing CBR refresh, all banks must be precharged.

After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command.

During tRC period (from refresh command to refresh or activate command), the M12L64164A cannot accept any other command.




Fig. 6 Auto refresh command

Publication Date: May 2008 Revision: 3.3 16/46

Self refresh entry command

 $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{CKE} = Low, \overline{WE} = High)$

After the command execution, self refresh operation continues while CKE remains low. When CKE goes to high, the M12L64164A exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, all banks must be precharged.





Fig. 7 Self refresh entry command

Burst stop command

 $(\overline{CS}, \overline{WE} = Low, \overline{RAS}, \overline{CAS} = High)$

This command terminates the current burst operation. Burst stop is valid at every burst length.



No operation

 $(\overline{CS} = Low, \overline{RAS}, \overline{CAS}, \overline{WE} = High)$

This command is not a execution command. No operations begin or terminate by this command.






Fig. 9 No operation

BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend



2. DQM Operation




*Note :1. CKE to CLK disable/enable = 1CLK.

- 2. DQM masks data out Hi-Z after 2CLKs which should masked by CKE "L".
- 3. DQM masks both data-in and data-out.

Publication Date: May 2008 Revision: 3.3 18/46

3. CAS Interrupt (I)



*Note: 1. By "interrupt" is meant to stop burst read/write by external before the end of burst.


By " CAS interrupt", to stop burst read/write by CAS access; read and write.


2. tccb: CAS to CAS delay. (=1CLK)

3. tcpl : Last data in to new column address delay. (=1CLK)

ESMT


4. CAS Interrupt (II) : Read Interrupted by Write & DQM





*Note: 1. To prevent bus contention, there should be at least one gap between data in and data out.

5. Write Interrupted by Precharge & DQM




*Note: 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.


- 2. To inhibit invalid write, DQM should be issued.
- 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.

Publication Date: May 2008 Revision: 3.3 21/46

6. Precharge




7. Auto Precharge




- *Note: 1. trbl: Last data in to row precharge delay.
 - 2. Number of valid output data after row precharge : 1,2 for CAS Latency = 2,3 respectively.
 - 3. The row active command of the precharge bank can be issued after tRP from this point. The new read/write command of other activated bank can be issued from this point. At burst read/write with auto precharge, CAS interrupt of the same/another bank is illegal.

8. Burst Stop & Interrupted by Precharge



9. MRS




*Note: 1. tbdl: 1 CLK; Last data in to burst stop delay.

Read or write burst stop command is valid at every burst length.


- 2. Number of valid output data after burst stop: 1,2 for CAS latency = 2,3 respectively.
- 3. Write burst is terminated. tRDL determinates the last data write.
- 4. DQM asserted to prevent corruption of locations D2 and D3.
- 5. Precharge can be issued here or earlier (satisfying tras min delay) with DQM.
- 6. PRE : All banks precharge, if necessary.

MRS can be issued only at all banks precharge state.

10. Clock Suspend Exit & Power Down Exit



11. Auto Refresh & Self Refresh



*Note: 1. Active power down: one or more banks active state.

- 2. Precharge power down: all banks precharge state.
- 3. The auto refresh is the same as CBR refresh of conventional DRAM. No precharge commands are required after auto refresh command. During trec from auto refresh command, any other command can not be accepted.
- 4. Before executing auto/self refresh command, all banks must be idle state.
- 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
- 6. During self refresh entry, refresh interval and refresh operation are performed internally. After self refresh entry, self refresh mode is kept while CKE is low. During self refresh entry, all inputs expect CKE will be don't cared, and outputs will be in Hi-Z state. For the time interval of trec from self refresh exit command, any other command can not be accepted.



12. About Burst Type Control

Basic	Sequential Counting	At MRS A3 = "0". See the BURST SEQUENCE TABLE. (BL = 4,8) BL = 1, 2, 4, 8 and full page.
MODE	MODE Interleave Counting	At MRS A3 = "1". See the BURST SEQUENCE TABLE. (BL = 4,8) BL = 4, 8 At BL = 1, 2 interleave Counting = Sequential Counting
Random	Random Column Access	Every cycle Read/Write Command with random column address can realize
MODE	tccp = 1 CLK	Random Column Access.
		That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

13. About Burst Length Control

	1	At MRS A210 = "000" At auto precharge . tras should not be violated.			
Basic	2	At MRS A210 = "001" At auto precharge . tras should not be violated.			
MODE	4	At MRS A210 = "010"			
	8	At MRS A210 = "011"			
	Full Page	At MRS A210 = "111" At the end of the burst length , burst is warp-around.			
Random MODE	Burst Stop	tbdl = 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. Using burst stop command, any burst length control is possible.			
Interrupt MODE	RAS Interrupt (Interrupted by Precharge)	Before the end of burst. Row precharge command of the same bank stops read /write burst with auto precharge. trdl = 1 with DQM, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. During read/write burst with auto precharge, RAS interrupt can not be issued.			
MODE	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, CAS interrupt can not be issued.			

Publication Date: May 2008 Revision: 3.3 25/46

FUNCTION TURTH TABLE (TABLE 1)

Current State	cs	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	Х	Х	Х	NOP	
	L H H H X X NO		NOP					
L H		Н	Н	L	X	Х	ILLEGAL	2
		L	Х	BA	CA, A10/AP	ILLEGAL	2	
	L	L	Н	Н	BA	RA	Row (&Bank) Active ; Latch RA	
			L	BA	A10/AP	NOP	4	
	L	L	L	Н	X	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
	Н	Х	Х	Х	X	Х	NOP	
	L	Н	Н	Н	X	Х	NOP	
	L	Н	Н	L	Х	Х	ILLEGAL	2
Row	L	Н	L	Н	BA	CA, A10/AP	Begin Read ; latch CA ; determine AP	
Active	L	Н	L	L	BA	CA, A10/AP	Begin Write; latch CA; determine AP	
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	Precharge	
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	Х	NOP (Continue Burst to End → Row Active)	
	L	Н	Н	Н	Х	Х	NOP (Continue Burst to End → Row Active)	
	L	Н	Н	L	X	X	Term burst → Row active	
Read	L	Н	L	H	BA	CA, A10/AP	Term burst, New Read, Determine AP	
	Ī	H	Ē	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
		ILLEGAL	2					
	Ē	L	H L BA A10/AP Term burst, Precharge timing for Reads					
	Ē	Ī	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
	L	Н	Н	Н	X	X	NOP (Continue Burst to End → Row Active)	
	Ē	Н	Н	L	X	X	Term burst → Row active	
Write	L	H	L	H	BA	CA, A10/AP	Term burst, New Read, Determine AP	3
VIIIO	L	H	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	H	H	BA	RA	ILLEGAL	2
	Ē	Ī	Н	L	BA	A10/AP	Term burst, Precharge timing for Writes	3
	Ē	Ī	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
Read with	L	Н	Н	Н	X	X	NOP (Continue Burst to End → Row Active)	
Auto	L	H	Н	L	X	X	ILLEGAL	
Precharge	L	H	L	X	BA	CA, A10/AP	ILLEGAL	
. roonargo	Ė	i	Н	X	BA	RA, RA10	ILLEGAL	2
	Ĺ	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
Write with	L	Н	Н	Н	X	X	NOP (Continue Burst to End → Row Active)	
Auto	L	H	H	Ľ	X	X	ILLEGAL	
Precharge	Ė	H	L	X	BA	CA, A10/AP	ILLEGAL	
. roonarge	L	L	Н	X	BA	RA, RA10	ILLEGAL	2
	L	i i	L	X	X	X	ILLEGAL	
				^	^	^	ILLLOAL	

Publication Date: May 2008 Revision: 3.3 **26/46**

Current State	cs	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	Х	Χ	Х	NOP → Idle after tRP	
Read with	L	Н	Н	Н	Χ	Х	NOP → Idle after tRP	
Auto	L	Н	Н	L	Χ	X	ILLEGAL	2
Precharge	L	Н	L	Х	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	NOP → Idle after tRPL	4
	L	L	L	Х	Χ	X	ILLEGAL	
	Н	Х	Х	Х	Χ	Х	NOP → Row Active after tRCD	
	L	Н	Н	Н	Χ	X	NOP → Row Active after tRCD	
Row	L	Н	Н	L	Χ	X	ILLEGAL	2
Activating	L	Н	L	X	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	ILLEGAL	2
	L	L	L	X	Χ	X	ILLEGAL	
	Н	X	X	X	Χ	X	NOP → Idle after tRFC	
	L	Н	Н	X	Χ	X	NOP → Idle after tRFC	
Refreshing	L	Н	L	Χ	Χ	X	ILLEGAL	
	L	L	Н	Χ	Χ	X	ILLEGAL	
	L	L	L	Χ	Χ	X	ILLEGAL	
	Н	X	Χ	Χ	Χ	X	NOP → Idle after 2clocks	
Mode	Ĺ	Н	Н	Н	Χ	X	NOP → Idle after 2clocks	
Register	Ĺ	Н	Н	Ĺ	Χ	X	ILLEGAL	
Accessing	L	Н	L	X	Χ	X	ILLEGAL	
	L	L	Х	Х	Х	Х	ILLEGAL	

Abbreviations: RA = Row Address BA = Bank Address

NOP = No Operation Command CA = Column Address AP = Auto Precharge

- *Note: 1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.
 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of the bank.

 - 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.4. NOP to bank precharge or in idle state. May precharge bank indicated by BA (and A10/AP).
 - 5. Illegal if any bank is not idle.

Publication Date: May 2008 Revision: 3.3 27/46



FUNCTION TRUTH TABLE (TABLE2)

Current State	CKE (n-1)	CKE n	cs	RAS	CAS	WE	ADDR	ACTION	Note
	H	Х	Х	Х	Х	Х	X	INVALID	
	L	Н	Н	Х	Х	Х	X	Exit Self Refresh → Idle after tRFC (ABI)	6
Self	L	Н	L	Н	Н	Н	Х	Exit Self Refresh → Idle after tRFC (ABI)	6
Refresh	L	Н	L	Н	Н	L	Χ	ILLEGAL	
	L	Ι	L	Н	L	Χ	Χ	ILLEGAL	
	L	Ι	L	L	Х	Х	Χ	ILLEGAL	
	L	L	Χ	X	X	X	X	NOP (Maintain Self Refresh)	
	Н	Χ	Χ	X	X	X	Χ	INVALID	
All	L	Н	Н	X	X	X	Χ	Exit Self Refresh → ABI	7
Banks	L	Η	L	Н	Н	I	Χ	Exit Self Refresh → ABI	7
Precharge	L	Н	L	Н	Н	L	Χ	ILLEGAL	
Power	L	Η	L	Н	L	Χ	Χ	ILLEGAL	
Down	L	Н	L	L	Х	Х	Χ	ILLEGAL	
	L	L	Χ	X	X	X	Χ	NOP (Maintain Low Power Mode)	
	Н	Ι	Х	X	X	X	Χ	Refer to Table1	
	Н	L	Н	X	X	X	Χ	Enter Power Down	8
	Н	L	L	Н	Н	Н	Χ	Enter Power Down	8
	Н	L	L	Н	Н	L	Х	ILLEGAL	
All	Н	L	L	Н	L	X	Χ	ILLEGAL	
Banks	Н	L	L	L	Н	I	RA	Row (& Bank) Active	
Idle	Н	L	L	L	Н	Η	Χ	NOP	
	Н	L	L	L	L	L	Х	Enter Self Refresh	8
	Н	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	Х	X	Х	Х	Χ	NOP	
Any State	Н	Н	Х	Х	Х	Х	Χ	Refer to Operations in Table 1	
other than	Н	L	Х	Х	Х	Х	Χ	Begin Clock Suspend next cycle	9
Listed	L	Н	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle	9
above	L	L	Х	Х	Х	Χ	Х	Maintain Clock Suspend	

Abbreviations: ABI = All Banks Idle, RA = Row Address

*Note: 6.CKE low to high transition is asynchronous. 7.CKE low to high transition is asynchronous if restart internal clock.


A minimum setup time 1CLK + tss must be satisfy before any command other than exit.

8. Power down and self refresh can be entered only from the all banks idle state.

9. Must be a legal command.

Publication Date: May 2008 Revision: 3.3 28/46 *ESMT*

Single Bit Read-Write-Read Cycle (Same Page) @ CAS Latency = 3,Burst Length = 1



:Don't Care

Publication Date: May 2008 Revision: 3.3 29/46 Note: 1. All input expect CKE & DQM can be don't care when \overline{CS} is high at the CLK high going edge.

2. Bank active @ read/write are controlled by BA0, BA1.

BA0	BA1	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command


A10/AP	BA0	BA1	Operating			
	0	0	Disable auto precharge, leave A bank active at end of burst.			
0	0	1	Disable auto precharge, leave B bank active at end of burst.			
	1	0	Disable auto precharge, leave C bank active at end of burst.			
	1	1	Disable auto precharge, leave D bank active at end of burst.			
	0	0	Enable auto precharge , precharge bank A at end of burst.			
1	0	1	Enable auto precharge , precharge bank B at end of burst.			
	1	0	Enable auto precharge , precharge bank C at end of burst.			
	1	1	Enable auto precharge , precharge bank D at end of burst.			

4. A10/AP and BA0, BA1 control bank precharge when precharge is asserted.

A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	Х	Х	All Banks

Publication Date: May 2008 Revision: 3.3


Power Up Sequence



: Don't care

Publication Date: May 2008 Revision: 3.3 31/46

Read & Write Cycle at Same Bank @ Burst Length = 4




*Note:

- 1. Minimum row cycle times is required to complete internal DRAM operation.
- 2. Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z (tshz) after the clock.
- 3. Output will be Hi-Z after the end of burst. (1,2,4,8 & Full page bit burst)

Publication Date: May 2008 Revision: 3.3 32/46

Page Read & Write Cycle at Same Bank @ Burst Length = 4




Note: 1. To Write data before burst read ends. DQM should be asserted three cycle prior to write command to avoid bus contention.

- 2. Row precharge will interrupt writing. Last data input , tRDL before row precharge , will be written.
- DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

Publication Date: May 2008 Revision: 3.3 33/46

Page Read Cycle at Different Bank @ Burst Length = 4




Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Publication Date: May 2008 Revision: 3.3 34/46


Page Write Cycle at Different Bank @ Burst Length = 4



*Note: 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by Row precharge , both the write and the precharge banks must be the same.


Read & Write Cycle at Different Bank @ Burst Length = 4



*Note: 1. tcpL should be met to complete write.

Publication Date: May 2008 Revision: 3.3 **36/46**


Read & Write cycle with Auto Precharge @ Burst Length = 4



*Note: 1. tcpl should be controlled to meet minimum tras before internal precharge start. (In the case of Burst Length = 1 & 2)

Publication Date: May 2008 Revision: 3.3 37/46


Clock Suspension & DQM Operation Cycle @ CAS Letency = 2 , Burst Length = 4



*Note: 1. DQM is needed to prevent bus contention

Publication Date: May 2008 Revision: 3.3 38/46

Read interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length = Full page




*Note: 1. About the valid DQs after burst stop, it is same as the case of \overline{RAS} interrupt. Both cases are illustrated above timing diagram. See the label 1,2 on them.

But at burst write, Burst stop and \overline{RAS} interrupt should be compared carefully. Refer the timing diagram of "Full page write burst stop cycles".

2. Burst stop is valid at every burst length.

Publication Date: May 2008 Revision: 3.3 39/46

Write interrupted by Precharge Command & Write Burst Stop Cycle @ Burst Length = Full page




*Note: 1. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trade.

DQM at write interrupted by precharge command is needed to prevent invalid write.

DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

2. Burst stop is valid at every burst length.

Active/Precharge Power Down Mode @ CAS Latency = 2, Burst Length = 4




: Don't care

*Note: 1. Both banks should be in idle state prior to entering precharge power down mode.

- 2. CKE should be set high at least 1CLK + tss prior to Row active command.
- 3. Can not violate minimum refresh specification. (64ms)

Self Refresh Entry & Exit Cycle




: Don't care

*Note: TO ENTER SELF REFRESH MODE

- 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$ & $\overline{\text{CAS}}$ with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low". cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS starts from high.
- 6. Minimum trec is required after CKE going high to complete self refresh exit.
- 7. Burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.




All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2. Minimum 2 clock cycles should be met before new $\overline{\sf RAS}$ activation.
- 3. Please refer to Mode Register Set table.


PACKING DIMENSIONS 54-LEAD TSOP(II) SDRAM (400mil) (1:3)



Symbol	Dime	nsion ii	n mm	Dimension in inch		
	Min	Norm	Max	Min	Norm	Max
Α			1.20			0.047
A1	0.05	0.10	0.15	0.002	0.004	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.25		0.45	0.010		0.018
b1	0.25	0.35	0.40	0.010	0.014	0.016
С	0.12		0.21	0.005		0.008
c1	0.10	0.127	0.16	0.004	0.005	0.006
D	22	2.22 BS	C	0.875 BSC		
Е	11	1.76 BS	C	0.463 BSC		
E1	10).16 BS	C	0.400 BSC		
L	0.40	0.50	0.60	0.016	0.020	0.024
L1	0.80 REF			0.	031 RE	F
е	0.80 BSC			0.	031 BS	C
θ	0°		10°	0°		10°

PACKING DIMENSIONS

SDRAM (8x8 mm) **54-BALL**



Symbol	Dim	ension in	mm	Dime	ension in	inch
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
A ₁	0.20	0.25	0.30	0.008	0.010	0.012
A ₂	0.61	0.66	0.71	0.024	0.026	0.028
Фь	0.30	0.35	0.40	0.012	0.014	0.016
D	7.90	8.00	8.10	0.311	0.315	0.319
Ε	7.90	8.00	8.10	0.311	0.315	0.319
D ₁		6.40			0.252	
E ₁		6.40			0.252	
е		0.80			0.031	

Controlling dimension: Millimeter.

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: May 2008 Revision: 3.3 46/46

3. Product S pecifications

Power	supply	AC ~220V/50Hz			
Power	consumption	105W			
Working	Temperature	-10~+40℃			
environment	Relative humidity	5%~90%			
	TV System	PAL/NTSC			
	Frequency Reponse	±1.5dB(20Hz~20KHz)			
Disc output	S/N(A weight)	>80dB(1KHz)			
	Dynamic Range	≥70dB(1KHz)			
	THD+NOISE	< - 60dB(1KHz)			
	WOW FLUTTER	Below the limit of apparatus measure			
Tuner	AM frequency Range				
runer	FM band Range	87.5MHz~108MHz			
Power	output (Max)	15WX5+30W			
Freque	ncy response	± 1.5dB(20Hz~20KHz)			

4. Upgrading System and Changing the Region Code

MTK upgrade:

1. Name upgrade file as "MTK.BIN" (must be in big caps)

2. Record it in a CD-R/W (It can be enclosed a sub-directory which size is about 30M, and the file content can be letter or non used file.)

disc Format: (advise to use the tool NERO burning ROM)

Disc volume: MEDIATEK, ISO9660 LEVEL1, MODE1, not JOILET.

- 3. Put the recorded disc into the DVD player, on the TV will show "upgrade?" after loading. Press PLAY button, the player will automatically upgrade.
- 4. Do not shut down the player during upgrade, it will restart automatically after upgrade.
- 5. Upgrade finish!

How to change the region code:

- 1. Power on the machine, and press OPEN button to push the tray out.
- 2.Press "1.3.6.9" buttons,the TV display "XXXX", you can change the region code to 0-6 with 0-6 button, the number 0 means REGION FREE.

5. Operating Instruction

Please refer to the User's Manual for the operating instruction of the system.

Maintenance & Troubleshooting

How to handle discs

To handle, clean and protect discs

Do not touch the playing side of a disc



Do not stick any paper or glue strip on a disc.



How to clean discs

 Finger prints and dust on surface can affect the sound and picture quality. Clean discs regularly with a soft cotton cloth from disc center to outside.





 For sticky dust, wipe it with wet cloth and with dry cloth, Any kind of solvent, such as diluting agent, gasoline, liquid detergent, gasoline liquid detergent anti – static aerosol used for vinylon LP, may cause disc damage.

How to protect discs

- Keep away from the direct sunshine or any heat source.
- Do not put discs in damp or dirty places, such as bathroom or near humidifiers.
 Store discs vertically in disc box and store in a dry place. Piling discs on to top of each other or excess weight load on disc box may cause the disc to warp.

Disc Compatibility

 Some DVD discs may have special requirements for playing, with which this player may not be compatible. Please refer to specifications on individual disc.

DISC TYPE	Content	Size	Total Play time
			About 2hrs. (Single side & single layer)
DVD	AUDIO/		About 4hrs. (Single side & double layer)
	VIDEO	12CM	About 4hrs. (Double side & Single layer)
			About 8hrs. (Double side & double layer)
CD-DA	AUDIO	12CM	About 74 minutes
MP3	AUDIO	12CM	About 300 minutes

Discs types

This DVD player can play the following types of discs: Discs other than listed above cannot be player by this player.

player by this player. This player uses NTSC/PAL color system. It cannot play discs recorded with other systems, such as SECAM.

Region code

When play the region disc with player unconf-ormity, the screen display "WRONG REGION", you can change the region code, please referrence the "How to change the region code".

Copyright

According to the related law, DVD discs without proper authorization are not allowed to be copied broadcast cable broadcast, played publicly or rented. As DVD discs are anti-piracy the copied content is distorted.

TV system

Connect this player to a PAL/NTSC compatible TV.

6. Problems and Solutions

If a fault occurs, first check the points listed below before taking the set for repair. If you are unable to remedy a problem by dealer or service centre.

WARNING: Under no circumstances s


guarantee.


following these hints, consult your


Problems	Cause hould you try	to repair the set yourself, as this w@althtippalidate th
No power indication	Power plug not connected	Plug the power cord into the power supply
No picture	TV has not been set to the correct video input	Set correct TV video input format for receiving the player's output signals.
	Video cable not firmly connected.	Firmly insert the video cable ends to the related terminals.
No sound	Audio cable not connected tightly	Firmly insert the audio cable ends to the related terminals.
	Power of audio apparatus is off	Turn on the power of audio apparatus.
	Audio output setting is incorrect	Setup audio output correctly via the setup menu.
Picture distortion	Disc is dirty Take out the disc and clean.	
	Fast forward/backward is activated	The picture may be distorted during fast forward /backward playback.
Brightness unstable or noisy	Affected by anti-piracy circuit	Connect the player directly to TV.
	No disc	Load a disc.
	Disc not compatible	Load a compatible disc (Check the disc format
	•	and its colour system).
The player	The disc is placed upside	Load a compatible disc (Check the disc format
does not	down	and its colour system).
work	The disc not put in the tray correctly	Check disc is put in correctly.
	Disc is dirty	Clean the disc.
	Player setting are incorrect	Change the setting via the setup menu.
	Parental lock is in effect	Disable this function or reset the rating level.
No response to key press	Interference of power wave or other factors such as static interference	Turn off the main switch or pull out the power plug, plug it in and turn on the power again.
Remote control does not work	The remote control not pointed at the remote sensor on the front panel of the player	Point the remote control at the remote sensor.
	The remote control is out of	Make sure the remote control range within 7
	specified range	meters to the remote sensor.
	Battery power exhausted	Replace with new batteries.


Note:


This produce incorporates copyright protection technology that is protected by method claims of certain of certain U.S. patent and other intellectual Property rights owned by Macrovision Corporation and other rights owners. Use of this copyright protection technology must be authorized by Macrovision Corporation and is intended for home and other limited viewing users only, unless otherwise authorized by Macrovision Corporation. Reverse engineering or disassembly is prohibited.


















Vtrek.巨大 广州番禺巨大汽车音响设备有限公司								
Design: Ling Zen Fu	Mode:	DA818GH						
Check:	Block:	MT1389GH MPGE	Rev A					
Approve:	Date:	2011-06-10	Sheet 2 of 3					



DUCKER	川田岡 巨八 (千日州区田日成公司					
Design: Ling Zen Fu	Mode:	DA818GH				
Check:	Block:	MT1389GH MPGE	R	ev	A	
Approve:	Date:	2011-06-10	Sheet	3	of	3

